## NINJA F/FX (ADM6992F/FX)

Fiber to Fast Ethernet Converter

## Communications

## Edition 2005-11-25

Published by Infineon Technologies AG,

## St.-Martin-Strasse 53,

81669 München, Germany
© Infineon Technologies AG 2005.

## All Rights Reserved.

## Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

## Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

## Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History: 2005-11-25, Rev. 1.02
Previous Version:

| Page/Date | Subjects (major changes since last revision) |
| :--- | :--- |
| $2004-04-02$ | Rev.1.0, First release of NINJA F (ADM6992F) |
| $2005-09-09$ | Changed to the new Infineon format |
| $2005-09-09$ | Rev.1.01 when changed to the new Infineon format |
| $2005-11-25$ | Rev. 1.01 changed to Rev. 1.02 <br> Minor change. Included Green package information |
|  |  |
|  |  |

## Trademarks

 INCA ${ }^{\circledR}$, IOM $^{\circledR}$, IPAT ${ }^{\circledR}-2$, ISAC $^{\circledR}$, ITAC $^{\circledR}$, IWE ${ }^{\circledR}$, IWORX $^{\circledR}$, MUSAC ${ }^{\circledR}$, MuSLIC ${ }^{\circledR}$, OCTAT ${ }^{\circledR}$, OptiPort ${ }^{\circledR}$, POTSWIRE ${ }^{\circledR}$, QUAT $^{\circledR}$, QuadFALC ${ }^{\circledR}$, SCOUT $^{\circledR}$, SICAT $^{\circledR}$, SICOFI $^{\circledR}$, SIDEC $^{\circledR}$, SLICOFI ${ }^{\circledR}$, SMINT $^{\circledR}$, SOCRATES ${ }^{\circledR}$, VINETIC ${ }^{\circledR}$, $10 B a s e V^{\circledR}$, 10BaseVX ${ }^{\circledR}$ are registered trademarks of Infineon Technologies AG. 10BaseS ${ }^{\top}{ }^{\top M}$, EasyPort ${ }^{\top M}$, VDSLite ${ }^{\text {TM }}$ are trademarks of Infineon Technologies AG. Microsoft ${ }^{\circledR}$ is a registered trademark of Microsoft Corporation, Linux ${ }^{\circledR}$ of Linus Torvalds, Visio ${ }^{\circledR}$ of Visio Corporation, and FrameMaker ${ }^{\circledR}$ of Adobe Systems Incorporated.

NINJA F/FX ADM6992F/FX

## Table of Contents

## Table of Contents

Table of Contents ..... 4
List of Figures ..... 6
List of Tables ..... 7
1 Product Overview ..... 8
1.1 Overview ..... 8
1.2 Features ..... 8
1.3 Block Diagram ..... 9
1.4 Data Lengths Conventions ..... 9
2 Interface Description ..... 10
2.1 Pin Diagram ..... 10
2.2 Pin Type and Buffer Type Abbreviations ..... 11
2.3 Pin Descriptions ..... 12
3 Function Description ..... 19
3.1 OAM Engine ..... 19
3.2 10/100M PHY Block ..... 19
3.3 Auto Negotiation and Speed Configuration ..... 20
3.3.1 Auto Negotiation ..... 20
3.3.2 Speed Configuration ..... 20
3.4 Switch Functional Description ..... 21
3.4.1 Store \& Forward Mode ..... 21
3.4.2 Modified Cut-through Mode ..... 22
3.4.3 MII cut-through Mode ..... 22
3.5 Basic Operations ..... 22
3.5.1 MAC Address Learning \& Filtering ..... 22
3.5.2 Address Learning ..... 22
3.5.3 Hash Algorithm ..... 22
3.5.4 Address Recognition and Packet Forwarding ..... 23
3.5.5 Address Aging ..... 23
3.5.6 Back off Algorithm ..... 23
3.5.7 Inter-Packet Gap (IPG) ..... 23
3.5.8 Illegal Frames ..... 23
3.5.9 Half Duplex Flow Control ..... 23
3.5.10 Full Duplex Flow Control ..... 24
3.5.11 Bandwidth Control ..... 24
3.5.12 Interrupt ..... 24
3.5.13 Auto TP MDIX function ..... 24
3.6 Converter Functional Description ..... 24
3.6.1 OAM Buffer ..... 24
3.6.2 OAM frame transmit ..... 25
3.6.3 Power failure detection ..... 25
3.6.4 Automatic User Frame Generation ..... 25
3.6.5 Automatic User Frame Comparison ..... 26
3.6.6 Fault Propagation ..... 26
3.6.7 Remote Control ..... 26
3.7 Serial Management Interface (SMI) Register Access ..... 27
3.7.1 Preamble Suppression ..... 28
3.7.2 Read EEPROM Register via SMI Register ..... 28

NINJA F/FX ADM6992F/FX
3.7.3 Write EEPROM Register via SMI Register ..... 29
3.8 Reset Operation ..... 29
3.8.1 Write EEPROM Register via EEPROM Interface ..... 29
4 Registers Description ..... 30
4.1 EEPROM Registers ..... 30
4.2 EEPROM Register Descriptions ..... 32
4.2.1 EEPROM Register Format ..... 34
4.3 Serial Management Registers ..... 57
4.4 Serial Management Register Descriptions ..... 59
4.4.1 Serail Management Register Format ..... 60
5 Electrical Specification ..... 77
5.1 DC Characterization ..... 77
5.2 AC Characterization ..... 77
6 Packaging ..... 80

NINJA F/FX

## List of Figures

Figure 1 NINJA F/FX (ADM6992F/FX) Block Diagram 9
Figure 2 NINJA F/FX (ADM6992F/FX) 64-Pin Assignment 10
Figure 3 SMI Read Operation 27
Figure 4 SMI Write Operation 28
Figure 5 Power on Reset Timing 78
Figure 6 EEPROM Interface Timing 78
Figure $7 \quad$ SMI Timing 79
Figure 8128 pin QFP Outside Dimension 80

## List of Tables

Table 1 Data Lengths Conventions 9
Table 2 NINJA F/FX (ADM6992F/FX)Abbreviations for Pin Type ..... 11
Table 3 Abbreviations for Buffer Type ..... 11
Table 4 Port 0/1 Twisted Pair Interface (8 Pins) ..... 12
Table 5 LED Interface (12 Pins) 12
Table 6 EEPROM Interface (4 Pins) ..... 15
Table $7 \quad$ Configuration Interface (28 Pins) ..... 16
Table $8 \quad$ Ground/Power Interface (27 Pins) ..... 17
Table $9 \quad$ Miscellaneous (14 Pins) ..... 18
Table 10 Speed Configuration 21
Table 11 OAM Delivery Between CO and CPE ..... 26
Table 12 SMI Read/Write Command Format ..... 27
Table 13 EEPROM Register Map ..... 30
Table 14 Registers Address Space ..... 32
Table 15 Registers Overview ..... 32
Table 16 Register Access Types ..... 33
Table 17 Registers Clock DomainsRegisters Clock Domains ..... 34
Table 18 Other Packet Filter Control Regsiters ..... 45
Table 19 Other Filter Regsiters ..... 47
Table 20 Other Tag Port Rule 0 Registers ..... 50
Table 21 Other Tag Port Rule 1 Regsiters ..... 51
Table 22 Serial Management Register Map ..... 57
Table 23 Registers Address SpaceRegisters Address Space ..... 59
Table 24 Registers Overview ..... 59
Table 25 Register Access Types 60
Table 26 Registers Clock DomainsRegisters Clock Domains ..... 60
Table 27 Other Counter Registers ..... 62
Table 28 Electrical Absolute Maximum Rating ..... 77
Table 29 Recommended Operating Conditions ..... 77
Table 30 DC Electrical Characteristics for 3.3V Operation ..... 77
Table 31 Power on Reset Tming 78 ..... 78
Table 32 EEPROM Interface Timing ..... 78
Table 33 SMI Timing ..... 79
Table 34 Dimensions for 128 PQFP Outside Dimension ..... 81

## 1 Product Overview

Features and the block diagram.

### 1.1 Overview

The NINJA F/FX (ADM6992F/FX) is a single chip integrating two 10/100 Mbps MDIX TX/FX transceivers with a two-port 10/100M Ethernet L2 switch controller. Features include a converter mode to meet demanding applications, such as Fiber-to-Ethernet media converters and FTTH (Fiber to the Home), on the CPE and CO sides. The ADM6992FX is the environmentally friendly "green" package version.
The NINJA F/FX (ADM6992F/FX) supports 16 entries of packet classification and marking or filtering for TCP/UDP port numbering, IP protocol ID and Ethernet Types. These can be configured either using the EEPROM or on the fly using a small, low-cost micro controller.
On the media side, the NINJA F/FX (ADM6992F/FX)'s ports 0 and 1 support auto-MDIX 10Base-T/100Base-TX and 100Base-FX as specified by the IEEE 802.3 committee through uses of digital circuitry and high speed A/D.

The NINJA F/FX (ADM6992F/FX) also supports a serial management interface (SMI), which is initialized and configured using a small low-cost micro controller. It also provides the port status for remote agent monitoring and a smart counter for reporting port statistics. Users can implement TS-1000 CO side functions through this SMI interface.

### 1.2 Features

Main features:

- 2-port10/100M switch integrated with a 2-port PHY (10/100TX and 100FX )
- Embedded OAM engine complying with TS1000 for CPE and CO functions
- Supports remote control via an OAM frame.
- Provides TX<-->FX Converter modes with Link Pass Through (LPT)
- Built-in data buffer 6Kx64bit SRAM
- Up to 1 k of Unicast. MAC addresses with a 4-way associative hashing table
- MAC address learning table with aging function
- Supports store \& forward frame forwarding, modify cut-through frame forwarding, and fast cut-through frame forwarding.
- Forwarding and filtering at non-blocking full wire speed
- $802.3 x$ flow control for full duplex and back-pressure for half duplex
- Supports Auto-Negotiation
- Supports Auto Cross-Over
- Packet lengths up to 9216 bytes.
- 16 entries of packet classification and marking or filtering for TCP/UDP Port Numbering, IP Protocol ID and Ethernet Type
- Serial Management Interface for low-end CPUs
- OAM frame can be monitored/generated via SMI interface
- Hardware bandwidth control support for both ingress/egress traffic
- Provides port status for remote agent monitoring
- Provides smart counters for port statistics reporting
- 128 PQFP packaging with $1.8 \mathrm{~V} / 3.3 \mathrm{~V}$ power supply


### 1.3 Block Diagram



Figure 1 NINJA F/FX (ADM6992F/FX) Block Diagram

### 1.4 Data Lengths Conventions

Table 1 Data Lengths Conventions

| qword | 64 bits |
| :--- | :--- |
| dword | 32 bits |
| word | 16 bits |
| byte | 8 bits |
| nibble | 4 bits |

## 2 Interface Description

This chapter describes Pin Diagram, Pin Type and Buffer Type Abbreviations, and Pin Descriptionss.

### 2.1 Pin Diagram



Figure 2 NINJA F/FX (ADM6992F/FX) 64-Pin Assignment

NINJA F/FX ADM6992F/FX

### 2.2 Pin Type and Buffer Type Abbreviations

Standardized abbreviations:

Table 2 NINJA F/FX (ADM6992F/FX)Abbreviations for Pin Type

| Abbreviations | Description |
| :--- | :--- |
| O | Standard input-only pin. Digital levels. |
| $\mathrm{I} / \mathrm{O}$ | Output. Digital levels. |
| AI | I/O is a bidirectional input/output signal. |
| AO | Input. Analog levels. |
| $\mathrm{Al} / \mathrm{O}$ | Output. Analog levels. |
| PWR | Input or Output. Analog levels. |
| GND | Power |
| MCL | Ground |
| MCH | Must be connected to Low (JEDEC Standard) |
| NU | Must be connected to High (JEDEC Standard) |
| NC | Not Usable (JEDEC Standard) |

Table 3 Abbreviations for Buffer Type

| Abbreviations | Description |
| :--- | :--- |
| Z | High impedance |
| PU1 | Pull up, $10 \mathrm{k} \Omega$ |
| PD1 | Pull down, $10 \mathrm{k} \Omega$ |
| PD2 | Pull down, $20 \mathrm{k} \Omega$ |
| TS | Tristate capability: The corresponding pin has 3 operational states: Low, high and high- <br> impedance. |
| OD | Open Drain. The corresponding pin has 2 operational states, active low and tristate, and <br> allows multiple devices to share as a wire-OR. An external pull-up is required to sustain the <br> inactive state until another agent drives it, and must be provided by the central resource. |
| OC | Open Collector |
| PP | Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high <br> (identical to output with no type attribute). |
| OD/PP | Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with <br> the OD attribute or as an output with the PP attribute. |
| ST | Schmitt-Trigger characteristics |
| TTL | TTL characteristics |

NINJA F/FX ADM6992F/FX

### 2.3 Pin Descriptions

NINJA F/FX (ADM6992F/FX) pins are categorized into one of the following groups:

- Port 0/1 Twisted Pair Interface, 8 pins
- LED Interface, 12 pins
- EEPROM Interface, 4 pins
- Configuration Interface, 28 pins
- Ground/Power Interface, 27 pins
- Miscellaneous, 14 pins

Note: If not specified, all signals default to digital signals.

Table $4 \quad$ Port 0/1 Twisted Pair Interface (8 Pins)

| Pin or Ball No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| 40 | TXP_0 | Al/O |  | Twisted Pair Transmit |
| 50 | TXP_1 | Al/O |  | Output Positive. |
| 41 | TXN_0 | Al/O |  | Twisted Pair Transmit |
| 49 | TXN_1 | Al/O |  | Output Negative. |
| 43 | RXP_0 | Al/O |  | Twisted Pair Receive <br> Input Positive. |
| 47 | RXP_1 | Al/O |  | Twisted Pair Receive <br> Input Negative.. <br> 44 |
| 46 | RXN_0 | Al/O |  | Al/O |

Table 5 LED Interface (12 Pins)

| Pin or Ball No. | Name | Pin Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 113 | LNKACT_0 | I/O | TTL PD 8mA | PORTO Link \& Active LED/Link LED. <br> If LEDMODE_0 is 1 , this pin indicates both link status and RX/TX activity. When link status is LINK_UP, LNKACT_0 will be turned on. While PORT0 is receiving/transmitting data, LNKACT_0 will be off for 100 ms and then on for 100 ms . <br> If LEDMODE_0 is 0 , this pin only indicates RX/TX activity. |
|  | LED_DATA_0 |  |  |  |
|  | LEDMODE_0 |  |  | LED mode for LINK/ACT LED of PORTO. <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as LEDMODE_0. |

NINJA F/FX ADM6992F/FX

Table 5 LED Interface (12 Pins) (cont'd)

| Pin or <br> Ball <br> No. | Name | Pin Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 114 | LNKACT_1 | I/O | $\begin{aligned} & \mathrm{TTL} \\ & \mathrm{PD} \\ & 8 \mathrm{~mA} \end{aligned}$ | PORT1 Link \& Active LED/Link LED. <br> If LEDMODE_2 is 1 , this pin indicates both link status and RX/TX activity. When link status is LINK_UP, LNKACT_1 will be turned on. While PORT1 is receiving/transmitting data, LNKACT_1 will be off for 100 ms and then on for 100 ms . <br> If LEDMODE_2 is 0 , this pin only indicates RX/TX activity. |
|  | LED_DATA_1 |  |  |  |
|  | LEDMODE_1 |  |  | LED mode DUPLEX/COL LED of PORT0 \& PORT1. <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as LEDMODE_1. If LEDMODE_1 is 1 , DUPCOL[1:0] will display both duplex condition and collision status. <br> If LEDMODE[1] is 0 , only collision status will be displayed. |
| 124 | DUPCOL_0 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { PD } \\ & 8 \mathrm{~mA} \end{aligned}$ | PORTO Duplex LED <br> If LEDMODE_1 is 1 , this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT0. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100 ms and then on for 100 ms . If LEDMODE_1 is 0 , this pin indicates collision status. When in HALF_DUPLEX and a collision occurs, this pin will be off for 100 ms and turn on for 100 ms . |
|  | LED_COL_0 |  |  | Port0 Collision LED |
|  | DIS_LEARN |  |  | Disable Address Learning. <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as DIS_LEARN. If DIS_LEARN is 1 , MAC address learning will be disabled. |
| 125 | DUPCOL_1 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { PU } \\ & 8 \mathrm{~mA} \end{aligned}$ | PORT1 Duplex <br> If LEDMODE_1 is 1 , this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT1. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100 ms and then on for 100 ms . If LEDMODE_ 1 is 0 , this pin indicates collision status. When HALF_DUPLEX and a collision occurs, this pin will be off for 100 ms and turn on for 100 ms . |
|  | LED_COL_1 |  |  | Port1 Collision LED |
|  | EN_OAM |  |  | Enable Internal OAM Frame Processor. <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as EN_OAM. If EN_OAM is 0 , the internal OAM engine will be disabled. |

NINJA F/FX ADM6992F/FX

Table 5 LED Interface (12 Pins) (cont'd)

| Pin or Ball No. | Name | Pin <br> Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 122 | LDSPD_0 | I/O | $\begin{aligned} & \mathrm{TTL} \\ & \mathrm{PD} \\ & 8 \mathrm{~mA} \end{aligned}$ | PORT0 Speed LED <br> Used to indicate speed status of PORT0. When operating in 100 Mbps this pin is turned on, and when operating in 10 Mbps this pin is off. |
|  | FXMODE0 |  |  | FXMODEO <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as bit 0 of FXMODE. |
| 123 | LDSPD_1 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { PD } \\ & 8 \mathrm{~mA} \end{aligned}$ | PORT1 Speed LED <br> Used to indicate speed status of PORT1. When operating in 100 Mbps this pin is turned on, and when operating in 10 Mbps this pin is off. |
|  | LED_FIBER_SD |  |  | LED_FIBER_SD. <br> Used to indicate signal status of PORT1 when NINJA F/FX (ADM6992F/FX) is operating in converter mode. |
|  | LEDMODE2 |  |  | LED mode for LINK/ACT LED of PORT1. <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as LEDMODE2. $0_{B}$ TBD, ACT <br> $1_{B}$ TBD, LINK/ACT |
| 128 | LED_LINK_0 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { PU } \\ & 8 \mathrm{~mA} \end{aligned}$ | PORTO Link LED <br> This pin indicates link status. When Port0 link status is LINK_UP, this pin will be turned on. |
|  | FXMODE1 |  |  | FXMODE1 <br> During power on reset, value will be latched by NINJA F/FX <br> (ADM6992F/FX) at the rising edge of RESETL as bit 1 of FXMODE. <br> FXMODE [1:0] Interface <br> $00_{B}$ TBD, Both Port0 \& Port1 are TP port <br> $01_{B}$ TBD, Port0 is TP port and Port1 is FX port <br> $10_{B}$ TBD, Port0 is TP port and Port1 is FX port (converter mode) <br> 11 B TBD, Both Port0 \& Port1 are FX port |
| 1 | LED_LINK_1 | I/O | $\begin{aligned} & \text { TTL } \\ & \text { PU } \\ & 8 \mathrm{~mA} \end{aligned}$ | PORT1 Link LED <br> This pin indicates link status. When Port1 link status is LINK_UP, this pin will be turned on. |
|  | BYPASS_PAUS E |  |  | Bypass frame <br> Which destination address is reserved IEEE MAC address. During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as BYPASS_PAUSE. <br> $0_{B} \quad$ D, Disable <br> $1_{B}$ <br> E, Enable |

NINJA F/FX ADM6992F/FX

Table 5 LED Interface (12 Pins) (cont'd)

| Pin or <br> Ball <br> No. | Name |  | Pin <br> Type | Buffer <br> Type |
| :--- | :--- | :--- | :--- | :--- |
| 2 | LED_FULL_0 | Function |  |  |

Table 6 EEPROM Interface (4 Pins)

| Pin or <br> Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| 7 | EEDO | I | TTL <br> PU | EEPROM Data Output <br> Serial data input from EEPROM. This pin is internal pull-up. |
| 12 | EECS/IFSEL | I/O | PD | EEPROM Chip Select <br> This pin is an active high chip enabled for EEPROM. When <br> RESA |
|  |  |  |  | RESL is low, it will be tristate. <br> $0_{B} \quad$ SM, Select Serial Management Interface <br> $1_{B}$ |

NINJA F/FX ADM6992F/FX

Table 6 EEPROM Interface (4 Pins) (cont'd)

| Pin or <br> Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| 11 | EECK/SDC | I/O | TTL <br> PU <br> 4 mA | Serial Clock <br> This pin is the EEPROM clock source. When RESETL is low, it will <br> be tristate. This pin is internal pull-up. <br> If IFSEL is 1, this pin is used as EECK. <br> If IFSEL is 0, this pin is used as SDC. |
| 8 | EEDI | I/O | TTL <br> PU <br> $4 m A$ | EEPROM Serial Data Input <br> This pin is the output for serial data transfer. When RESETL is <br> low, it will be tristate. <br> If IFSEL is 1, this pin is used as EEDI. <br> If IFSEL is 0, this pin is used as SDIO. |

Table 7 Configuration Interface (28 Pins)

| Pin or Ball No. | Name | Pin Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 16 | P0_ANDIS | I | $\begin{aligned} & \mathrm{TTL} \\ & \mathrm{PD} \end{aligned}$ | Auto-Negotiation Disable for PORT0 $\begin{array}{ll} 0_{B} & E, \text { Enable } \\ 1_{B} & D, \text { Disable } \end{array}$ |
| 17 | P0_RECHALF | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Recommend Half Duplex Communication for PORTO $\begin{array}{ll} 0_{B} & \text { F, Full } \\ 1_{B} & H, \text { Half } \\ \hline \end{array}$ |
| 18 | P0_REC10 | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Recommend 10M for PORT0 $\begin{array}{\|ll\|} 0_{B} & 100,100 \mathrm{M} \\ 1_{B} & 10,10 \mathrm{M} \\ \hline \end{array}$ |
| 19 | P0_FCDIS | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Flow Control Disable for PORTO $0_{B} \quad \mathrm{E}$, Enable <br> 1B D, Disable |
| 22 | P1_ANDIS | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Auto-Negotiation Disable for PORT1 $0_{B} \quad \mathrm{E}$, Enable <br> 1B D, Disable |
| 23 | P1_RECHALF | I | $\begin{aligned} & \mathrm{TTL} \\ & \mathrm{PD} \end{aligned}$ | Recommend Half Duplex Communication for PORT1 $\begin{array}{ll} 0_{B} & F, \text { Full } \\ 1_{B} & \text { H, Half } \end{array}$ |
| 24 | P1_REC10 | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Recommend 10M for PORT1 $\begin{array}{\|ll} 0_{B} & \mathbf{1 0 0}, 100 \mathrm{M} \\ 1_{B} & \mathbf{1 0}, 10 \mathrm{M} \\ \hline \end{array}$ |
| 25 | P1_FCDIS | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Flow Control Disable for PORT1 $0_{B} \quad \mathrm{E}$, Enable <br> 1B D, Disable |
| 67 | XOVEN | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Auto-MDIX Enable. <br> $0_{B} \quad$ D, Disable <br> 1B E, Enable |

NINJA F/FX ADM6992F/FX

Table 7 Configuration Interface (28 Pins) (cont'd)

| Pin or Ball <br> No. | Name | Pin <br> Type | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 68 | P0_MDI | I | $\begin{aligned} & \text { TTL } \\ & \text { PU } \end{aligned}$ | MDI/MDIX Control for PORTO <br> This setting will be ignored if enables Auto-MDIX. $\begin{array}{\|ll} \hline 0_{B} & \text { MDIX, MDIX } \\ 1_{B} & \text { MDI, MDI } \\ \hline \end{array}$ |
| 69 | D_PD_DETECT | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Digital Power Failure Detected <br> $0_{B} \quad \mathbf{N}$, Normal <br> $1_{B}$ TX, NINJA F/FX (ADM6992F/FX) will transmit an OAM frame to indicate power failure. |
| 71 | MC_FAILURE | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Media Converter (MC) Failure Detected <br> $0_{B} \quad \mathbf{N}$, Normal <br> $1_{B}$ TX, NINJA F/FX (ADM6992F/FX) will transmit an OAM frame to indicate MC failure. |
| 102 | LPT_DIS | I | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Link Pass Through Disable $0_{B} \quad$ E, Enable <br> $1_{B} \quad$ D, Disable |

Table 8 Ground/Power Interface (27 Pins)

| Pin or <br> Ball <br> No. | Name | Pin <br> Type | Buffer <br> Type | Function |
| :--- | :--- | :--- | :--- | :--- |
| 42,48 | GNDTR | GND, A |  | Ground <br> Used by AD receiver/transmitter block. |
| 39,51 | VCCA2 | PWR, A |  | 1.8 V used for Analogue block |
| 45 | VCCAD | PWR, A |  | 3.3 V used for TX line driver |
| 36 | GNDBIAS | GND, A |  | Ground <br> Used by digital substrate |
| 38 | VCCBIAS | PWR, A |  | 3.3 V used for bios block |
| 33 | GNDPLL | GND, A |  | Ground used by PLL |
| 32 | VCCPLL | PWR, A |  | 1.8 V used for PLL |
| 13,52, | GNDIK | GND, D |  | Ground used by digital core and pre-driver |
| 64,89, |  |  |  |  |
| 109, |  |  |  |  |
| 110 |  |  |  |  |
| 9,10, | VCCIK |  |  |  |
| 57,91, |  |  |  |  |
| 115, |  |  |  |  |
| 116 |  |  |  |  |
| 77, | GNDO |  |  |  |
| 118, |  |  |  |  |
| 119 |  |  |  |  |
| 79, | VCC3O |  |  |  |
| 126, |  |  |  |  |
| 127 |  |  |  |  |

NINJA F/FX

Table 9 Miscellaneous (14 Pins)

| Pin or Ball No. | Name | $\begin{array}{\|l\|} \hline \text { Pin } \\ \text { Type } \end{array}$ | Buffer Type | Function |
| :---: | :---: | :---: | :---: | :---: |
| 6 | $\overline{\mathrm{INT}}$ | 0 | $\begin{aligned} & \mathrm{TTL} \\ & \mathrm{OD} \\ & 4 \mathrm{~mA} \end{aligned}$ | Interrupt <br> This pin will be used to interrupt external management device. When EEPROM register 0x5 Bit [15] is 0 , this pin is low-active. When EEPROM register 0x5 Bit [15] is 1, this pin is high-active. |
| 34 | CONTROL | AO |  | FET Control Signal The pin is used to control FET for 3.3 V to 1.8 V regulator. |
| 37 | RTX | A |  | TX Resistor |
| 35 | A_PD_DETECT | A |  | Analog Power Failure Detected  <br> $<_{B}$ TBD, 1.2 V NINJA F/FX (ADM6992F/FX) will transmit <br>  an OAM frame to indicate power failure. |
| 26 | RC | I | $\begin{aligned} & \hline \text { TTL } \\ & \text { ST } \end{aligned}$ | RC Input for Power On Reset NINJA F/FX (ADM6992F/FX) sample pin RC as RESETL with the clock input from pin XI. |
| 27 | XI | AI |  | 25M Crystal Input <br> 25M Crystal Input. Variation is limited to +/- 50 ppm. |
| 28 | XO | AO |  | 25M Crystal Output <br> When connected to oscillator, this pin should left unconnected. |
| 72 | TEST | 1 | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Test pin <br> During power on reset, value will be latched by NINJA F/FX (ADM6992F/FX) at the rising edge of RESETL as TEST. Connect to GND at normal application. |
| 73 | SCAN_MD | 1 | $\begin{aligned} & \text { TTL } \\ & \text { PD } \end{aligned}$ | Scan Mode <br> For Test Only. Connect to GND at normal application. |

## Function Description

## 3 Function Description

The NINJA F/FX (ADM6992F/FX) integrates a two 100Base-X physical layer device (PHY), two complete 10BaseT modules, a two-port 10/100 switch controller and memory into a single chip for both 10Mbps and 100 Mbps Ethernet switch operations. It also supports 100Base-FX operations through external fiber-optic transceivers. The device is capable of operating in either Full-Duplex or Half-Duplex mode in both 10 Mbps and 100 Mbps operations. Operation modes can be selected by hardware configuration pins, software settings of management registers, or determined by the on-chip auto negotiation logic.
The NINJA F/FX (ADM6992F/FX) consists of four major blocks:

- OAM Engine
- 10/100M PHY Block
- Switch Controller Block
- Built-in 6Kx64 SSRAM


### 3.1 OAM Engine

An OAM packet is used for exchanging the status between two end points of a fiber line. An OAM packet is not in the Ethernet packet format. The NINJA F/FX (ADM6992F/FX) supports OAM packets which follow TS-1000 standard Version 1. The OAM engine module locates between the MAC and fiber PHY. It's in charge of OAM packet transmission and reception. In transmission, it inserts the OAM packet in MII traffic, leaving a 96 bit-time gap between packets. If an OAM packet insertion request occurs when fiber port (port 1 ) is transmitting a user frame, the OAM engine will wait until the user frame transmission is complete and then insert the OAM packet. When receiving, the OAM engine module can detect the OAM packet from MII traffic. If the received packet is identified as an OAM packet, this packet will not be passed to the MAC.
After power up, the NINJA F/FX (ADM6992F/FX) will start to load the initial settings from the EEPROM and perform LED self test. By default, the NINJA F/FX (ADM6992F/FX) will mask all events which request a state notification indication about 3 to 4 seconds after satisfactory power and fiber port link up. After this, the NINJA F/FX (ADM6992F/FX) will issue a state notification indication frame with its current status. The mask duration can be adjusted from 0 to 8 seconds via the EEPROM register $35_{H}$ Bit [10:8].

### 3.2 10/100M PHY Block

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sub-layer (PCS)
- 100Base-X physical medium attachment (PMA)
- 100Base-X physical medium dependent (PMD)

The 10Base-T section of the device implements the following functional blocks:

- 10Base-T physical layer signaling (PLS)
- 10Base-T physical medium attachment (PMA)

The 100Base- $X$ and 10Base-T sections share the following functional blocks:

- Clock synthesizer module
- MII Registers
- IEEE 802.3u auto negotiation

The interfaces used for the communication between the PHY block and switch core is a MII interface.
An Auto MDIX function is supported. This function can be Enabled/Disabled using the hardware pin. A digital approach for the integrated PHY of the NINJA F/FX (ADM6992F/FX) has been adopted.

## NINJA F/FX ADM6992F/FX

## Function Description

### 3.3 Auto Negotiation and Speed Configuration

### 3.3.1 Auto Negotiation

The Auto Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operations supported by both devices. Fast Link Pulse (FLP) Bursts provide the signaling used to communicate auto negotiation abilities between two devices at each end of a link segment. For further details regarding auto negotiation, refer to Clause 28 of the IEEE 802.3u specification. The NINJA F/FX (ADM6992F/FX) supports four different Ethernet protocols, so the inclusion of auto negotiation ensures that the highest performance protocol will be selected based on the ability of the link partner.
The auto negotiation function within the NINJA F/FX (ADM6992F/FX) can be controlled either by internal register access or by the use of configuration pins. If disabled, auto negotiation will not occur until software enables bit 12 in MII Register 0. If auto negotiation is enabled, the negotiation process will commence immediately.
When auto negotiation is enabled, the NINJA F/FX (ADM6992F/FX) transmits the abilities programmed into the auto negotiation advertisement register at address $04_{H}$ via FLP bursts. Any combination of $10 \mathrm{Mbps}, 100 \mathrm{Mbps}$, half duplex, and full duplex modes may be selected. Auto negotiation controls the exchange of configuration information. Upon successfully auto negotiating, the abilities reported by the link partner are stored in the auto negotiation link partner ability register at address $05_{\mathrm{H}}$.
The contents of the "auto negotiation link partner ability register" are used to automatically configure the highest performance protocol between the local and far-end nodes. Software can determine which mode has been configured by auto negotiation, by comparing the contents of register $04_{H}$ and $05_{H}$ and then selecting the technology whose bit is set in both registers of highest priority relative to the following list:

1. 100Base-TX full duplex (highest priority)
2. 100Base-TX half duplex
3. 10Base-T full duplex
4. 10Base-T half duplex (lowest priority)

The basic mode control register at address $0_{H}$ controls the enabling, disabling and restarting of the auto negotiation function. When auto negotiation is disabled, the speed selection bit (bit 13) controls switching between 10 Mbps or 100 Mbps operation, while the duplex mode bit (bit 8) controls switching between full duplex operation and half duplex operation. The speed selection and duplex mode bits have no effect on the mode of operations when the auto negotiation enable bit (bit 12) is set.
The basic mode status register at address $1_{H}$ indicates the set of available abilities for technology types (bit 15 to bit 11), auto negotiation ability (bit 3), and extended register capability (bit 0). These bits are hardwired to indicate the full functionality of the NINJA F/FX (ADM6992F/FX). The BMSR also provides status on:

- Whether auto negotiation is complete (bit 5)
- Whether the Link Partner is advertising that a remote fault has occurred (bit 4)
- Whether a valid link has been established (bit 2)

The auto negotiation advertisement register at address $4_{H}$ indicates the auto negotiation abilities to be advertised by the NINJA F/FX (ADM6992F/FX). All available abilities are transmitted by default, but writing to this register or configuring external pins can suppress any ability.
The auto negotiation link partner ability register at address $05_{\mathrm{H}}$ indicates the abilities of the Link Partner as indicated by auto negotiation communication. The contents of this register are considered valid when the auto negotiation complete bit (bit 5 , register address $1_{H}$ ) is set.

### 3.3.2 Speed Configuration

The twelve sets of four pins listed in Table 10 configure the speed capability of each channel of the NINJA F/FX (ADM6992F/FX). The logic states of these pins are latched into the advertisement register (register address $4_{H}$ )

NINJA F/FX ADM6992F/FX
for auto negotiation purpose. These pins are also used for evaluating the default value in the base mode control register (register $0_{H}$ ) according to Table 10.

In order to make these pins with the same Read/Write priority as software, they should be programmed to $11111111_{\mathrm{B}}$ in case a user wishes to update the advertisement register through software.

Table 10 Speed Configuration

| Advertis e all capabilit y | Advertis e single capabili ty | Paralle Idetect follow IEEE std. | Auto Negotiation (Pin \& EEPROM) | Speed (Pin \& EEPROM ) | Duplex (Pin \& EEPROM ) | Auto Negot iation | Advertise Capability |  |  |  | Parallel Detect Capability |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\begin{aligned} & 10 \\ & 0 F \end{aligned}$ | $\begin{array}{\|l\|} \hline 10 \\ 0 H \end{array}$ | $\begin{aligned} & 10 \\ & \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 10 \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & 10 \\ & 0 F \end{aligned}$ | $\begin{aligned} & 10 \\ & \mathbf{0 H} \end{aligned}$ | $\begin{aligned} & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & \mathrm{H} \end{aligned}$ |
| 1 | 0 | 0 | 1 | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | X | X | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | X | X | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | X | X | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | X | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | X | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | X | X | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| $x$ | X | X | 0 | 1 | 1 | 0 | 1 | - | - | - | - | - | - | - |
| $x$ | X | X | 0 | 1 | 0 | 0 | - | 1 | - | - | - | - | - | - |
| $x$ | X | X | 0 | 0 | 1 | 0 | - | - | 1 | - | - | - | - | - |
| X | X | X | 0 | 0 | 0 | 0 | - | - | - | 1 | - | - | - | - |

### 3.4 Switch Functional Description

The NINJA F/FX (ADM6992F/FX) supports three types of data forwarding mode, store \& forward mode, modified and MII cut-through.

### 3.4.1 Store \& Forward Mode

The NINJA F/FX (ADM6992F/FX) allows switching between different speed media (e.g. 10BaseX and 100BaseX) in store \& forward mode. The entire received frame will be stored into its packet buffer. The NINJA F/FX (ADM6992F/FX) checks the length and frame check sequence (FCS) of the received frame to prevent the forwarding of corrupted packets before forwarding to the destination port. A MAC address filtering process can be enabled to filter local traffic to improve overall network performance. The maximum packet length is up to 9216 bytes in this mode. The maximum packet length is defined in Bit [13:0] of EEPROM register $03_{\mathrm{H}}$.

NINJA F/FX ADM6992F/FX

### 3.4.2 Modified Cut-through Mode

The NINJA F/FX (ADM6992F/FX) begins to forward the received packet when it receives the first 64 bytes of the packet. The latency is about 512 bits time width. The NINJA F/FX (ADM6992F/FX) will not forward fragment packets. The MAC address learning \& filtering should be disabled in this mode, because the received packets may be corrupted. The maximum packet length is up to 9216 bytes in this mode. The maximum packet length is defined in Bit [13:0] of EEPROM register $03_{\mathrm{H}}$.

### 3.4.3 MII cut-through Mode

The NINJA F/FX (ADM6992F/FX) begins to forward the received packet at the beginning of the received packet. It provides the minimum latency in this mode. The maximum packet length is 9216 bytes if the clock difference between MII receive clock and MII transmit clock is 200Ppm.

### 3.5 Basic Operations

### 3.5.1 MAC Address Learning \& Filtering

The NINJA F/FX (ADM6992F/FX) adopts 4-way associative hash architecture to store the MAC address table. It can store up to a maximum 1K of MAC addresses.
In store \& forward mode, the NINJA F/FX (ADM6992F/FX) receives incoming packets from one of its ports, searches in the Address Table for the Destination MAC Address and then forwards the packet to the other port, if appropriate. If the destination address is not found in the address table, the NINJA F/FX (ADM6992F/FX) treats the packet as a broadcast packet and forwards the packet to the other ports. If the destination port is the same with the port where the packet received from, the NINJA F/FX (ADM6992F/FX) treats the packet as a local traffic packet and discards it.

### 3.5.2 Address Learning

The NINJA F/FX (ADM6992F/FX) searches for the Source Address (SA) of an incoming packet in the Address Table and acts as below:

1. The NINJA F/FX (ADM6992F/FX) automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed
2. If the SA was not found in the Address Table (a new address), the NINJA F/FX (ADM6992F/FX) waits until the end of the packet (non-error packet) and updates the Address Table
3. If the SA was found in the Address Table, then the aging value of each corresponding entry will be reset to 0
4. When the DA is in PAUSE mode, then the learning process will be disabled automatically by the NINJA F/FX (ADM6992F/FX)

### 3.5.3 Hash Algorithm

The NINJA F/FX (ADM6992F/FX) supports two types of hash algorithms for address learning \& filtering. The first is the CRC-CCITT polynomial method. The 48 bits MAC address is reduced to a 16 bits CRC hash value. Bit [7:0] of the CRC are used to index the 1 K address table. The CRC-CCITT polynomial is

$$
X^{16}+X^{12}+X^{5}+1
$$

The second is direct-map method. The 48-bit MAC address is mapped into a 8 bits address space by XOR-method to index the 1 K address table.
The hash type can be selected using bit [15] of EEPROM register $03_{\mathrm{H}}$.

NINJA F/FX ADM6992F/FX

## Function Description

### 3.5.4 Address Recognition and Packet Forwarding

The address learning \& filtering process forwards the incoming packets between bridged ports according to the Destination Address (DA) as below.

1. If the DA is a UNICAST address and the address was found in the Address Table, the NINJA F/FX (ADM6992F/FX) will check the port number and act as follows:
a) If the port number is equal to the port on which the packet was received, the packet is discarded.
b) If the port number is different from the port on which the packet was received, the packet is forwarded across the bridge.
2. If the DA is a UNICAST address and the address was not found, the NINJA F/FX (ADM6992F/FX) treats it as a multicast packet and forwards it across the bridge.
3. If the DA is a Multicast address, the packet is forwarded across the bridge.
4. If the DA is PAUSE Command (01-80-C2-00-00-01), then this packet will be dropped by the NINJA F/FX (ADM6992F/FX). The NINJA F/FX (ADM6992F/FX) can issue and learn PAUSE commands.
5. The NINJA F/FX (ADM6992F/FX) will forward by default or filter out the packet with DA of (01-80-C2-00-0000 ), discard the packet with DA of (01-80-C2-00-00-01), filter out the packet with DA of (01-80-C2-00-00-02 ~ 01-80-C2-00-00-0F), and forward the packet with DA of (01-80-C2-00-00-10 ~ 01-80-C2-00-00-FF) decided by EEPROM Reg.0x0e.

### 3.5.5 Address Aging

Address aging is supported for topology changes such as an address moving from one port to the other. When this happens, the NINJA F/FX (ADM6992F/FX) internally has 300 seconds timer, after which the address will be "aged out" (removed) from the address table. Aging function can be enabled/disabled by the user. Normally, disabling the aging function is for security purposes.

### 3.5.6 Back off Algorithm

The NINJA F/FX (ADM6992F/FX) implements the truncated exponential back off algorithm compliant to the 802.3 CSMA-CD standard. The NINJA F/FX (ADM6992F/FX) will restart the back off algorithm by choosing 0-9 collision counts. The NINJA F/FX (ADM6992F/FX) resets the collision counter after 16 consecutive retransmit trials.

### 3.5.7 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The typical number is 96 bits time. The value is $9.6 \mu \mathrm{~s}$ for 10 Mbps ETHERNET, 960 ns for 100 Mbps fast ETHERNET, and 96 ns for 1000 M . The NINJA F/FX (ADM6992F/FX) provides an option of 92 bit-time gaps in the EEPROM to prevent packet loss when Flow Control is turned off and the clock P.P.M. value differs.

### 3.5.8 Illegal Frames

In store \& forward mode, the NINJA F/FX (ADM6992F/FX) will discard all illegal frames such as small packets (less than 64 bytes), oversized packets (greater than the value which is defined in Bit [13:0] of EEPROM register $03_{H}$ ) and bad CRC. Dribbling packing with good CRC value will accept by NINJA F/FX (ADM6992F/FX).
In modified cut-through mode, the NINJA F/FX (ADM6992F/FX) will forward all received packets except for small packets (less than 64 bytes).
In MII cut-through mode, the NINJA F/FX (ADM6992F/FX) will forward all received packets.

### 3.5.9 Half Duplex Flow Control

A Back Pressure function is supported for half-duplex operation. When the NINJA F/FX (ADM6992F/FX) cannot allocate a received buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision. Back Pressure is disabled by DISBP which is set during RESETL assertion. A proprietary

## Function Description

algorithm is implemented inside the NINJA F/FX (ADM6992F/FX) to prevent the back pressure function causing HUB partition under a heavy traffic environment and reduce the packet lost rate to increase the whole system performance.

### 3.5.10 Full Duplex Flow Control

When a full duplex port runs out of its received buffer space, a PAUSE packet command will be issued by the NINJA F/FX (ADM6992F/FX) to notify the packet sender to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. The NINJA F/FX (ADM6992F/FX) can issue or receive pause packets.

### 3.5.11 Bandwidth Control

NINJA F/FX (ADM6992F/FX) supports hardware-based bandwidth control for both ingress and egress traffic. Ingress and egress rates can be limited independently on a per port base. The NINJA F/FX (ADM6992F/FX) uses 8 ms as the scale, and the minimum bandwidth control unit is $4 \mathrm{kbit} / \mathrm{s}$ so users can configure the rate equal to K * $4 \mathrm{kbit} / \mathrm{s}, 1<=\mathrm{K}<=25000$. The NINJA F/FX (ADM6992F/FX) maintains two counters (input and output) for each port. For example, if users want to limit the rate to $64 \mathrm{kbit} / \mathrm{s}$, they should configure the bandwidth control threshold to 16. For each time unit, the NINJA F/FX (ADM6992F/FX) will add 64 to the counter and decrease the byte length when receiving a packet during this period. When the counter is decreased to zero, we can divide the control behavior into two parts:

1. For the ingress control, the ingress port will not stop receiving packets. If flow control is enabled, Pause packets will be transmitted, if Back Pressure is enabled, Jam packets will be transmitted, and if the above functions are not enabled, the packet will be discarded.
2. For the egress control, the egress port will not transmit any packets. The port receiving packets that are forwarded to the egress port will transmit Pause packets if flow control is enabled, transmit Jam packets if Back Pressure is enabled and will discard packets if all the above functions are not enabled.

### 3.5.12 Interrupt

With the use of external CPU support, the NINJA F/FX (ADM6992F/FX) can issue an interrupt to the CPU if any event defined in SMI interrupt register $10_{\mathrm{H}}$ and SMI interrupt mask register $11_{\mathrm{H}}$ occur.

### 3.5.13 Auto TP MDIX function

The normal application in which a Switch connects to a NIC card is by a one-to-one TP cable. If the Switch connects to other devices such as another Switch, it can be done by two ways. The first is to use a Cross Over TP cable and the second way is to use an extra RJ45 connector by internally crossing over the TXP/TXN and RXP/RXN signals. By using the second way, customers can use a one-to-one cable to connect two Switch devices. All these efforts add extra costs and are not a good solution. The NINJA F/FX (ADM6992F/FX) provides an Auto MDIX function, which adjusts the TXP/TXN and RXP/RXN automatically on the correct pins. Users can use one-to-one cabling between the NINJA F/FX (ADM6992F/FX) and other devices either switches or NICs.

### 3.6 Converter Functional Description

### 3.6.1 OAM Buffer

The embedded OAM buffer can store up to 4 received OAM frames (the 2 oldest received OAM frames and the 2 newest received OAM frames). This OAM buffer can be read through an SMI interface. It can be used to extend the NINJA F/FX (ADM6992F/FX)'s OAM handling capability. Both known and unknown OAM frames can be stored into the OAM buffer. Users can set Bit [12:11] to 1 to prevent the NINJA F/FX (ADM6992F/FX) store unknown or known frames into the OAM buffer.

## Function Description

### 3.6.2 OAM frame transmit

The NINJA F/FX (ADM6992F/FX) transmits OAM frames when the following condition occurs.

1. State Notification required in TS-1000.
a) Power failure
b) Receive light error
c) Normal receive light
d) MC failure
e) MC failure recover
f) Terminal side link disconnection
g) Terminal side link establishment
h) Time-out of timer 2(T2 timer)
i) Terminal side link setting state change (option B)
2. Power failure recover
3. OAM request frame is received
a) Loop back test start request
b) Loop back test end request
c) State notification request
4. OAM frame transmitted request via Bit [9] of SMI OAM control register $14_{\mathrm{H}}$.

The content of the transmitted frame requested via the SMI interface is defined in the SMI transmit OAM register $17_{\mathrm{H}}, 18_{\mathrm{H}}$ and $19_{\mathrm{H}}$. Besides the PREAMBLE field, users can assign each bit in the C field, S field, M field, and CRC field. The NINJA F/FX (ADM6992F/FX) will discard the $M$ field and pad pre-defined $M$ field defined in EEPROM register $36_{H}, 37_{H}$ and $38_{H}$ if Bit [2] of SMI OAM control register $14_{H}$ is 0 . The NINJA F/FX (ADM6992F/FX) will discard the CRC field and pad the CRC calculating it by using its internal CRC engine based on the content of the transmitted OAM frame if Bit [1] of the SMI OAM control register $14_{\mathrm{H}}$ is 0 .
After power is up and port 1 links up, the NINJA F/FX (ADM6992F/FX) starts a 3 seconds timer. The NINJA F/FX (ADM6992F/FX) will mask all state notification requests until the timer expires. A Power-Up state notification frame will be transmitted after the timer expires.
If power failure is detected, the NINJA F/FX (ADM6992F/FX) will transmit a power failure state notification frame and mask all state notification requests. If the power failure recovers and port 1 links up, the NINJA F/FX (ADM6992F/FX) will start a 3 seconds timer. The NINJA F/FX (ADM6992F/FX) will mask all state notification requests until the timer expires. A power-up state notification frame will be transmitted after the timer expires.

### 3.6.3 Power failure detection

For a 128 pin package, the NINJA F/FX (ADM6992F/FX) supports 2 schemes to detect the power status. In the first scheme the NINJA F/FX (ADM6992F/FX) detects the voltage of pin A_PD_DETECT. If the voltage of pin A_PD_DETECT is greater than 1.2 V , the NINJA F/FX (ADM6992F/FX) will enter a good power state. If the voltage of pin A_PD_DETECT is smaller than 1.2 V , the NINJA F/FX (ADM6992F/FX) will enter a power failure state. The second scheme involves the NINJA F/FX (ADM6992F/FX) detecting the logical level of pin D_PD_DETECT. If the logical level of pin D_PD_DETECT is 0, the NINJA F/FX (ADM6992F/FX) will enter a good power state. If the logical level of pin D_PD_DETECT is 1, the NINJA F/FX (ADM6992F/FX) will enter a power failure state. For a 64-pin package, only A_PD_DETECT can be used to detect the power status. There is a 1 second filter applied to prevent the bouncing effect of the A_PD_DETECT and D_PD_DETECT.

### 3.6.4 Automatic User Frame Generation

Users can set Bit [10] of the SMI OAM control register to 1 to request the NINJA F/FX (ADM6992F/FX) transmit a pre-defined Ethernet frame from port 1. The NINJA F/FX (ADM6992F/FX) will transmit a broadcast frame with the packet length and SA defined in the SMI source address register $15_{\mathrm{H}}$ and $16_{\mathrm{H}}$. The background of the frame is "increase byte". The NINJA F/FX (ADM6992F/FX) will calculate and pad the CRC to the frame automatically. The CRC will be stored into its internal register for comparably purposes.

NINJA F/FX ADM6992F/FX

### 3.6.5 Automatic User Frame Comparison

The NINJA F/FX (ADM6992F/FX) automatically compares the CRC registered in section 2.5 .3 with port 1 received Ethernet frames if Bit [8:5] of SMI OAM control register $14_{H}$ is not 0000. The NINJA F/FX (ADM6992F/FX) will compare every received Ethernet frame to find the first CRC matched frame during the period of time defined in Bit [8:5] of SMI OAM control register $14_{H}$. The NINJA F/FX (ADM6992F/FX) will generate an interrupt request if the frame is found or the timer expires.

### 3.6.6 Fault Propagation

The NINJA F/FX (ADM6992F/FX) Media Converter incorporates a Fault Propagation feature, which allows indirect sensing of a Fiber Link Loss via the 10/100Base-TX UTP connection. Whenever the NINJA F/FX (ADM6992F/FX) Media Converter detects a Link Loss condition on the Receive fiber (Fiber LNK OFF), it disables its UTP link pulse so that a Link Loss condition will be sensed on the UTP port to which the NINJA F/FX (ADM6992F/FX) Media Converter is connected. This link loss can then be sensed and reported by a Network Management agent in the remote UTP port's host equipment. This feature will affect the NINJA F/FX (ADM6992F/FX) UTP LNK LED.
The NINJA F/FX (ADM6992F/FX) Media Converter also incorporates a Far End Fault feature, which allows the stations on both ends of a pair of fibers to be informed when there is a problem with one of the fibers. Without Far End Fault, it is impossible for a fiber interface to detect a problem that affects only its Transmit fiber.
When Far End Fault is supported and enabled, a loss of received signal (link) will cause the transmitter to generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred. Unless Fiber Link Loss occurs or if the UTP port link fails, the NINJA F/FX (ADM6992F/FX) Media Converter will also generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred.

### 3.6.7 Remote Control

The remote control function can be enabled by setting Bit [5] of EEPROM register $35_{H}$ to 1 . When setting up the UTP link of the CPE from CO, the OAM is sent out from the CO to CPE. The CPE which receives the OAM changes the UTP setup according to the OAM, and sends out an OAM which assigns the setting value to CO. A setup performed in OAM is confirmed until it receives the next OAM.
When this function is enabled, all setup of DIPSW becomes invalid and follows only a remote setup from CO. Not the setting value of DIPSW but the remote setting value from CO is assigned also to the UTP link setting value field (S7-S10) of the state notice OAM.
Details of OAM delivered and carried out between CO and CPE are shown in Table 11

Table 11 OAM Delivery Between CO and CPE

|  |  | CO |  | CPE |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Remote Control <br> Start | Remote Control <br> Stop | Remote Control <br> Start | Remote Control <br> Stop |
| C1 | Direction | 1: Down side | 1: Down side | 0: Down side | 0: Down side |
| C2-C3 | Order | 10: Request | 10: Request | 11: Response | 11: Response |
| C8-C15 | Control <br> signal | EEPROM register <br> $36_{\mathrm{H}}$ Bit $[7: 0]$ | EEPROM register <br> $36_{\mathrm{H}}$ Bit $[15: 8]$ | EEPROM register <br> $36_{\mathrm{H}}$ Bit $[7: 0]$ | EEPROM register <br> $36_{\mathrm{H}}$ Bit [15:8] |
| S7-S8 | Speed | $00: 10 \mathrm{Mbit/s}$ <br> $01: 100 \mathrm{Mbit/s}$ | Don't care | Real status after <br> remote control | Current status of <br> CPE (no remote <br> control) |

NINJA F/FX ADM6992F/FX

Table 11 OAM Delivery Between CO and CPE (cont'd)

|  |  | CO |  | CPE |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Remote Control <br> Start | Remote Control <br> Stop | Remote Control <br> Start | Remote Control <br> Stop |
| S9 | Duplex | 0: Half <br> 1: Full | Don't care | Real status after <br> remote control | Current status of <br> CPE (no remote <br> control) |
| S10 | Autonego | 0: OFF <br> 1: ON | Don't care | Real status after <br> remote control | Current status of <br> CPE (no remote <br> control) |

### 3.7 Serial Management Interface (SMI) Register Access

The SMI consists of two pins, management data clock (SDC) and management data input/output (SDIO). The NINJA F/FX (ADM6992F/FX) is designed to support an SDC frequency up to 25 MHz . The SDIO line is bidirectional and may be shared with other devices.

The SDIO pin requires a $1.5 \mathrm{~K} \Omega$ pull-up which, during idle and turn around periods, will pull SDIO to a logic "1" state. NINJA F/FX (ADM6992F/FX) requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. The first 35 bits are preamble consisting of 35 contiguous logic "1" bits on SDIO and 35 corresponding cycles on SDC. Following preamble, the start-of-frame field is indicated by a <01> pattern. The next field signals the operation code (OP): <10> indicates read from management register operation, and <01> indicates write to management register operation. The next field is management register address. It is 10 bits wide and the most significant bit is transferred first.

Table 12 SMI Read/Write Command Format

| Operation | Preamble | SFD | OP | CHIPID[1:0] | Unused | Register <br> Address | TA | Data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Read | $35 " 1 " s$ | 01 | 10 | 2 bits CHIPID | 00 | 6 bits Address | Z0 | 32 bits Data <br> Read |
| Write | $35 " 1 " s$ | 01 | 01 | 2 bits CHIPID | 00 | 6 bits Address | 10 | 32 bits Data <br> Write |

During Read operation, a 2-bit turn around (TA) time spacing between the register address field and data field is provided for the SDIO to avoid contention. Following the turnaround time, a 32-bit data stream is read from or written into the management registers of the NINJA F/FX (ADM6992F/FX).


Figure 3 SMI Read Operation


Figure 4 SMI Write Operation

### 3.7.1 Preamble Suppression

The SMI of NINJA F/FX (ADM6992F/FX) supports a preamble suppression mode. If the station management entity (i.e. MAC or other management controller) determines that all devices which are connected to the same SDC/SDIO in the system support preamble suppression, then the station management entity needs not to generate preamble for each management transaction. The NINJA F/FX (ADM6992F/FX) requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. This requirement is generally met by pulling-up the resistor of SDIO. While the NINJA F/FX (ADM6992F/FX) will respond to management accesses without preamble, a minimum of one idle bit between management transactions is required.
When NINJA F/FX (ADM6992F/FX) detects that there is address match, then it will enable Read/Write capability for external access. When an address is mismatched, then NINJA F/FX (ADM6992F/FX) will tri-state the SDIO pin.

### 3.7.2 Read EEPROM Register via SMI Register

The following 2 steps are for reading the data of EEPROM Register via SMI Interface.
Write the address of the desired EEPROM Register and READ command to SMI Register $013_{\mathrm{H}}$
EX. $<35 " 1 " s><01><01><00000><10011><10><000 \underline{0000000} 000001 \underline{0000000000000000>}$
CMD ADDRESS DATA
Read NINJA F/FX (ADM6992F/FX) Internal EEPROM mapping Reg. $1_{\mathrm{H}}$. Read SMI Register $013_{\mathrm{H}}$. The data of desired EEPROM Register will be in bit [15:0].
EX. $<35 " 1 " s><01><10><00000><10011><z 0><00000000000000000001000001001111>$
CMD ADDRESS DATA
Get NINJA F/FX (ADM6992F/FX) Internal EEPROM mapping Reg. $1_{\mathrm{H}}$. value 104 f .

NINJA F/FX ADM6992F/FX

## Function Description

### 3.7.3 Write EEPROM Register via SMI Register

To write data into desired EEPROM Register, write the address of the EEPROM Register.

$$
\text { EX. }<35 " 1 " s><01><01><00000><00100><10><\frac{001}{\text { CMD ADDRESS DATA }} \frac{00000000000010001000001000000>}{000}
$$

Write NINJA F/FX (ADM6992F/FX) Internal EEPROM mapping Reg. $1_{\mathrm{H}}$. with value 820 .

### 3.8 Reset Operation

The NINJA F/FX (ADM6992F/FX) can be reset either by hardware or software. A hardware reset is accomplished by applying a negative pulse, with duration of at least 100 ms to the RC pin of the NINJA F/FX (ADM6992F/FX) during normal operation to guarantee internal SSRAM is reset properly.
Hardware reset operation samples the pins and initializes all registers to their default values. This process includes re-evaluation of all hardware configurable registers. A hardware reset affects all embedded PHYs in the device.
Software reset can reset all embedded PHY and it does not latch the external pins nor reset the registers to their respective default value. This can be achieved by writing FF to EEPROM Reg. $3 F_{H}$.
Logic levels on several I/O pins are detected during a hardware reset to determine the initial functionality of NINJA F/FX (ADM6992F/FX). Some of these pins are used as output ports after reset operation.
Care must be taken to ensure that the configuration setup will not interfere with normal operations. Dedicated configuration pins can be tied to VCC or Ground directly. Configuration pins multiplexed with logic level output functions should be either weakly pulled up or weakly pulled down through external resistors.

### 3.8.1 Write EEPROM Register via EEPROM Interface

To write data into desired EEPROM Register via EEPROM interface:
If external EEPROM 93C46 or 93C66 exists, any WRITE programming instructions after EWEN instruction be executed can be updated effectively on EEPROM content and NINJA F/FX (ADM6992F/FX) internal mapping register on the same time.
If no external EEPROM exists, EECS/EECK/EEDI must be kept tri-state at least 100ms after hardware reset. Any WRITE programming instructions after EWEN instruction be executed can be updated effectively on NINJA F/FX (ADM6992F/FX) internal mapping register. Please notice that NINJA F/FX (ADM6992F/FX) can only identify 93C66-programming instructions if no external EEPROM.

NINJA F/FX ADM6992F/FX

## Registers Description

## 4 Registers Description

This chapter describes descriptions of EEPROM Registers and Serial Management Registers.

### 4.1 EEPROM Registers

Table 13 EEPROM Register Map

| Register | Bit 15-8 | Bit 7-0 | Default Value |
| :---: | :---: | :---: | :---: |
| $00_{\text {H }}$ | Signature |  | $4154_{\text {H }}$ |
| 01 ${ }_{\text {H }}$ | Port 0 Configuration |  | $104 \mathrm{~F}_{\mathrm{H}}$ |
| $02_{\text {H }}$ | Port 1 Configuration |  | $104 \mathrm{~F}_{\mathrm{H}}$ |
| $03_{\mathrm{H}}$ | Miscellaneous Configuration 0 |  | $0600_{\text {H }}$ |
| $04_{\text {H }}$ | Miscellaneous Configuration 1 |  | 0000 |
| 05 ${ }_{\text {H }}$ | Miscellaneous Configuration 2 |  | 0014 ${ }_{\text {H }}$ |
| $06_{\text {H }}$ | Buffer Management Configuration 0 |  | 0198 ${ }_{\text {H }}$ |
| $07_{\mathrm{H}}$ | Buffer Management Configuration 1 |  | 0258 ${ }_{\text {H }}$ |
| $08_{\mathrm{H}}$ | Buffer Management Configuration 2 |  | $0008{ }_{H}$ |
| $09_{\mathrm{H}}$ | Bandwidth Control Configuration 0 |  | $0000_{H}$ |
| $0 \mathrm{~A}_{\mathrm{H}}$ | Bandwidth Control Configuration 1 |  | $0000_{\text {H }}$ |
| $0 \mathrm{~B}_{\mathrm{H}}$ | Bandwidth Control Configuration 2 |  | $0000_{\text {H }}$ |
| $\mathrm{OC}_{\mathrm{H}}$ | Bandwidth Control Configuration 3 |  | $0000_{H}$ |
| $0 \mathrm{D}_{\mathrm{H}}$ | PHY Miscellaneous Configuration |  | $1 \mathrm{~A} 74_{\mathrm{H}}$ |
| $0 \mathrm{E}_{\mathrm{H}}$ | Reserved MAC Address Filtering Configuration |  | 0014 |
| $0 \mathrm{~F}_{\mathrm{H}}$ | Filter Control Register 1 | Filter Control Register 0 | $0000_{\text {H }}$ |
| $10_{\mathrm{H}}$ | Filter Control Register 3 | Filter Control Register 2 | $000 \mathrm{H}_{\mathrm{H}}$ |
| $11_{\mathrm{H}}$ | Filter Control Register 5 | Filter Control Register 4 | $0000_{\mathrm{H}}$ |
| $12_{\text {H }}$ | Filter Control Register 7 | Filter Control Register 6 | $0000_{\text {H }}$ |
| $13_{\mathrm{H}}$ | Filter Control Register 9 | Filter Control Register 8 | $0000_{\text {H }}$ |
| $14_{\text {H }}$ | Filter Control Register 11 | Filter Control Register 10 | $0000_{\text {H }}$ |
| $15_{\mathrm{H}}$ | Filter Control Register 13 | Filter Control Register 12 | $0000_{H}$ |
| $16_{\mathrm{H}}$ | Filter Control Register 15 | Filter Control Register 14 | $0000_{\mathrm{H}}$ |
| $17_{\mathrm{H}}$ | Filter Type Register 0 |  | $0000_{\mathrm{H}}$ |
| $18_{\mathrm{H}}$ | Filter Type Register 1 |  | $0000_{H}$ |
| $19_{\text {H }}$ | Filter Register 0 |  | $000 \mathrm{H}_{\mathrm{H}}$ |
| $1 \mathrm{~A}_{\mathrm{H}}$ | Filter Register 1 |  | $0000_{\mathrm{H}}$ |
| $1 \mathrm{~B}_{\mathrm{H}}$ | Filter Register 2 |  | $0000_{\text {H }}$ |
| $1 \mathrm{C}_{\mathrm{H}}$ | Filter Register 3 |  | $0000_{\text {H }}$ |
| $1 \mathrm{D}_{\mathrm{H}}$ | Filter Register 4 |  | $0000_{\text {H }}$ |
| $1 \mathrm{E}_{\mathrm{H}}$ | Filter Register 5 |  | $0000_{H}$ |
| $1 \mathrm{~F}_{\mathrm{H}}$ | Filter Register 6 |  | $0000_{\mathrm{H}}$ |
| $2 \mathrm{H}_{\mathrm{H}}$ | Filter Register 7 |  | $0000_{\mathrm{H}}$ |
| $21_{\mathrm{H}}$ | Filter Register 8 |  | $0000_{\mathrm{H}}$ |
| $22_{\text {H }}$ | Filter Register 9 |  | $0^{0000}{ }_{H}$ |

NINJA F/FX ADM6992F/FX

## Registers Description

Table 13 EEPROM Register Map (cont'd)

| Register | Bit 15-8 Bit 7-0 | Default Value |
| :---: | :---: | :---: |
| $23_{\text {H }}$ | Filter Register 10 | $0000_{\text {H }}$ |
| $24_{\text {H }}$ | Filter Register 11 | $0000_{\text {H }}$ |
| $25_{\text {H }}$ | Filter Register 12 | $0000_{\mathrm{H}}$ |
| $26_{\text {H }}$ | Filter Register 13 | $0000_{\text {H }}$ |
| $27_{\mathrm{H}}$ | Filter Register 14 | $0000_{\text {H }}$ |
| $28_{\text {H }}$ | Filter Register 15 | $0000_{\text {H }}$ |
| $29_{\text {H }}$ | PVID and PCID MASK of Port 0 | 00001 |
| $2 \mathrm{~A}_{\mathrm{H}}$ | PVID and PCID MASK of Port 0 | $0000_{H}$ |
| $2 \mathrm{~B}_{\mathrm{H}}$ | PVID and PCID MASK of Port 1 | 00001 |
| $2 \mathrm{C}_{\mathrm{H}}$ | PVID and PCID MASK of Port 1 | D000 ${ }_{\text {H }}$ |
| $2 \mathrm{D}_{\mathrm{H}}$ | Tag Rule 0 | $\mathrm{F}^{000}{ }_{\text {H }}$ |
| $2 \mathrm{E}_{\mathrm{H}}$ | Tag Rule 0 | 00 FF H |
| $2 \mathrm{~F}_{\mathrm{H}}$ | Tag Rule 1 | $\mathrm{FOOO}_{\mathrm{H}}$ |
| $30_{\text {H }}$ | Tag Rule 1 | 00 FF H |
| $31_{\text {H }}$ | Tag Rule 2 | $\mathrm{FOOO}_{\mathrm{H}}$ |
| $32_{\text {H }}$ | Tag Rule 2 | 00 FF H |
| $33_{\mathrm{H}}$ | Tag Rule 3 | $\mathrm{FOOO}_{\mathrm{H}}$ |
| $34_{\text {H }}$ | Tag Rule 2 | $00 \mathrm{FF}_{\mathrm{H}}$ |
| $35_{\text {H }}$ | OAM Configuration Register 1 | $0^{0380}{ }_{\text {H }}$ |
| $36_{\text {H }}$ | OAM Configuration Register 2 | $\mathrm{FEFF}_{\mathrm{H}}$ |
| $37_{\mathrm{H}}$ | Vender Code[15:0] | $0000_{\text {H }}$ |
| $38_{\text {H }}$ |  | $0000_{H}$ |
| $39_{\mathrm{H}}$ | Model Number[23:8] | $0000_{H}$ |
| $3 \mathrm{~A}_{\mathrm{H}}$ | Forwarding Configuration 1 | $6000_{\mathrm{H}}$ |
| $3 \mathrm{~B}_{\mathrm{H}}$ | Forwarding Configuration 2 | $0000_{\text {H }}$ |
| $3 \mathrm{C}_{\mathrm{H}}$ | Default Value Control Register | $0^{0000}{ }_{H}$ |

NINJA F/FX ADM6992F/FX

## Registers Description

### 4.2 EEPROM Register Descriptions

Table 14 Registers Address Space

| Module | Base Address | End Address | Note |
| :--- | :--- | :--- | :--- |
| EEPROM | $00_{\mathrm{H}}$ | $3 \mathrm{C}_{\mathrm{H}}$ |  |

Table 15 Registers Overview

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| SR | Signature Register | $00_{\text {H }}$ | 34 |
| PCR_0 | Port Configuration Register 0 | $01_{\mathrm{H}}$ | 35 |
| PCR_1 | Port Configuration Register 1 | $02_{\text {H }}$ | 36 |
| MC_0 | Miscellaneous Configuration 0 | $03_{\mathrm{H}}$ | 37 |
| MCR_1 | Miscellaneous Configuration Register 1 | $04_{H}$ | 37 |
| MCR_2 | Miscellaneous Configuration Register 2 | $05_{\mathrm{H}}$ | 39 |
| BMC_0 | Buffer Management Configuration 0 | $06_{\mathrm{H}}$ | 40 |
| BMC_1 | Buffer Management Configuration 1 | $07_{\mathrm{H}}$ | 40 |
| BMC_2 | Buffer Management Configuration 2 | $08_{\mathrm{H}}$ | 41 |
| IBW_CCR_0 | Ingress Bandwidth Control Configuration 0 | $09_{\mathrm{H}}$ | 41 |
| EBW_CCR_1 | Egress Bandwidth Control Configuration 1 | $0 \mathrm{~A}_{\mathrm{H}}$ | 42 |
| IBW_CCR_2 | Ingress Bandwidth Control Configuration 2 | $0 \mathrm{~B}_{\mathrm{H}}$ | 42 |
| EBW_CCR_3 | Egress Bandwidth Control Configuration 3 | $\mathrm{OC}_{\mathrm{H}}$ | 42 |
| PHY_MC | PHY Miscellaneous Configuration | $0 \mathrm{D}_{\mathrm{H}}$ | 43 |
| MAC_AFC | MAC Address Filtering Configuration | $0 \mathrm{E}_{\mathrm{H}}$ | 44 |
| PCFC_1_0 | Packet Filter Control Register 1 and 0 | $0 \mathrm{~F}_{\mathrm{H}}$ | 45 |
| PCFC_3_2 | Packet Filter Control Registers 3 and 2 | $10_{\mathrm{H}}$ | 45 |
| PCFC_5_4 | Packet Filter Control Registers 5 and 4 | $11_{\mathrm{H}}$ | 45 |
| PCFC_7_6 | Packet Filter Control Registers 7 and 6 | $12_{\mathrm{H}}$ | 45 |
| PCFC_9_8 | Packet Filter Control Registers 9 and 8 | $13_{\mathrm{H}}$ | 45 |
| PCFC_11_10 | Packet Filter Control Registers 11 and 10 | $14_{\mathrm{H}}$ | 45 |
| PCFC_13_12 | Packet Filter Control Registers 13 and 12 | $15_{\mathrm{H}}$ | 45 |
| PCFC_15_14 | Packet Filter Control Registers 15 and 14 | $16_{\mathrm{H}}$ | 45 |
| TFTR_0 | Filter Type Register 0 | $17_{\mathrm{H}}$ | 46 |
| TFTR_1 | Filter Type Register 1 | $18_{\mathrm{H}}$ | 46 |
| FR_0 | Filter Register 0 | $19_{\mathrm{H}}$ | 47 |
| FR_1 | Filter Register 1 | $1 \mathrm{~A}_{\mathrm{H}}$ | 47 |
| FR_2 | Filter Register 2 | $1 \mathrm{~B}_{\mathrm{H}}$ | 47 |
| FR_3 | Filter Register 3 | $1 \mathrm{C}_{\mathrm{H}}$ | 47 |
| FR_4 | Filter Register 4 | $1 \mathrm{D}_{\mathrm{H}}$ | 47 |
| FR_5 | Filter Register 5 | $1 \mathrm{E}_{\mathrm{H}}$ | 47 |
| FR_6 | Filter Register 6 | $1 \mathrm{~F}_{\mathrm{H}}$ | 47 |
| FR_7 | Filter Register 7 | $20_{\mathrm{H}}$ | 47 |
| FR_8 | Filter Register 8 | $21_{\mathrm{H}}$ | 47 |

NINJA F/FX ADM6992F/FX

Registers Description

Table 15 Registers Overview (cont'd)

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| FR_9 | Filter Register 9 | $22_{\text {H }}$ | 47 |
| FR_10 | Filter Register 10 | $23_{\mathrm{H}}$ | 47 |
| FR_11 | Filter Register 11 | $24_{H}$ | 47 |
| FR_12 | Filter Register 12 | $25_{\text {H }}$ | 47 |
| FR_13 | Filter Register 13 | $26_{\text {H }}$ | 47 |
| FR_14 | Filter Register 14 | $27_{\mathrm{H}}$ | 47 |
| FR_15 | Filter Register 15 | $28_{\text {H }}$ | 47 |
| PB_ID_0_0 | Port Base VLAN ID and Mask 0 of Port 0 | $29_{\mathrm{H}}$ | 48 |
| PB_ID_1_0 | Port Base VLAN ID and Mask 1 of Port 0 | $2 \mathrm{~A}_{\mathrm{H}}$ | 48 |
| PB_ID_0_1 | Port Base VLAN ID and Mask 0 of Port 1 | $2 \mathrm{~B}_{\mathrm{H}}$ | 49 |
| PB_ID_1_1 | Port Base VLAN ID and Mask 1 of Port 1 | $2 \mathrm{C}_{\mathrm{H}}$ | 49 |
| TPR_0_0 | Tag Port Rule 0 Register 0 | $2 \mathrm{D}_{\mathrm{H}}$ | 50 |
| TPR_1_0 | Tag Port Rule 1 Register 0 | $2 \mathrm{E}_{\mathrm{H}}$ | 50 |
| TPR_0_1 | Tag Port Rule 0 Register 1 | $2 \mathrm{~F}_{\mathrm{H}}$ | 50 |
| TPR_1_1 | Tag Port Rule 1 Register 1 | $30_{\mathrm{H}}$ | 51 |
| TPR_0_2 | Tag Port Rule 0 Register 2 | $31_{\text {H }}$ | 50 |
| TPR_1_2 | Tag Port Rule 1 Register 2 | $32_{\text {H }}$ | 51 |
| TPR_0_3 | Tag Port Rule 0 Register 3 | $33_{\mathrm{H}}$ | 50 |
| TPR_1x | Tag Port Rule 1 x | $34_{H}$ | 51 |
| OAM_C_1 | OAM Configuration Register 1 | $35_{\mathrm{H}}$ | 51 |
| OAM_CR_2 | OAM Configuration Register 2 | $36_{H}$ | 53 |
| MCR_3 | Miscellaneous Configuration Register 3 | $37_{\mathrm{H}}$ | 53 |
| MCR_4 | Miscellaneous Configuration 4 | $38_{\mathrm{H}}$ | 54 |
| MCR_5 | Miscellaneous Configuration Register 5 | $39_{\mathrm{H}}$ | 54 |
| FC_1 | Forwarding Configuration 1 | $3 \mathrm{~A}_{\mathrm{H}}$ | 55 |
| FC_2 | Forwarding Configuration 2 | $3 \mathrm{~B}_{\mathrm{H}}$ | 55 |
| DV_CR | Default Value Control Register | $3 \mathrm{C}_{\mathrm{H}}$ | 56 |

The register is addressed wordwise.

Table 16 Register Access Types

| Mode | Symbol | Description HW | Description SW |
| :--- | :--- | :--- | :--- |
| read/write | rw | Register is used as input for the HW | Register is readable and writable by SW |
| read | r | Register is written by HW (register <br> between input and output -> one cycle <br> delay) | Value written by software is ignored by <br> hardware; that is, software may write any <br> value to this field without affecting hardware <br> behavior (= Target for development.) |
| Read only | ro | Register is set by HW (register between <br> input and output -> one cycle delay) | SW can only read this register |
| Read virtual | rv | Physically, there is no new register, the <br> input of the signal is connected directly <br> to the address multiplexer. | SW can only read this register |

NINJA F/FX ADM6992F/FX

Registers Description

| Table 16 Register Access Types (cont'd) |  |  |  |
| :--- | :--- | :--- | :--- |
| Mode | Symbol | Description HW | Description SW |
| Latch high, <br> self clearing | Ihsc | Latches high signal at high level, clear <br> on read | SW can read the register |
| Latch low, <br> self clearing | Ilsc | Latches high signal at low-level, clear <br> on read | SW can read the register |
| Latch high, <br> mask clearing | Inmk | Latches high signal at high level, <br> register cleared with written mask | SW can read the register, with write mask <br> the register can be cleared (1 clears) |
| Latch low, <br> mask clearing | Ilmk | Latches high signal at low-level, <br> register cleared on read | SW can read the register, with write mask <br> the register can be cleared (1 clears) |
| Interrupt high, <br> self clearing | insc | Differentiates the input signal (low- <br> >high) register cleared on read | SW can read the register |
| Interrupt low, <br> self clearing | ilsc | Differentiates the input signal (high- <br> >low) register cleared on read | SW can read the register |
| Interrupt high, <br> mask clearing | ihmk | Differentiates the input signal (high- <br> >low) register cleared with written mask | SW can read the register, with write mask <br> the register can be cleared |
| Interrupt low, <br> mask clearing | ilmk | Differentiates the input signal (low- <br> >high) register cleared with written <br> mask | SW can read the register, with write mask <br> the register can be cleared |
| Interrupt enable <br> register | ien | Enables the interrupt source for <br> interrupt generation | SW can read and write this register |
| latch_on_reset | Ior | rw register, value is latched after first <br> clock cycle after reset | Register is readable and writable by SW |
| Read/write <br> self clearing | rwsc | Register is used as input for the hw, the <br> register will be cleared due to a HW <br> mechanism. | Writing to the register generates a strobe <br> signal for the HW (1 pdi clock cycle) <br> Register is readable and writable by SW. |

Table 17 Registers Clock DomainsRegisters Clock Domains

| Clock Short Name | Description |
| :--- | :--- |
|  |  |

### 4.2.1 EEPROM Register Format

## Signature Register



## Signature

NINJA F/FX ADM6992F/FX

## Registers Description

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Signature | $15: 0$ | ro | Signature <br> $4154_{H} \quad$ SIG, Default (AT) |

Port Configuration Register 0


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| LBC | 15 | rw | ```Loop-back Control 0 1B}\quad\mathrm{ LP, Local Loop-back for Port1/Port0``` |
| PAC | 14 | rw | ```Packet Authorization Control OB}\quad\mathrm{ ALL, All packet (Default) 1B PPP, PPPOE only``` |
| RPT | 13 | rw | Receive Packet TAG Recognition Control $0_{B} \quad$ REC, Recognize VLAN TAG automatically (Default) $1_{B}$ DIS, Disable |
| OPTC | 12 | rw | ```Output Packet Tagging Control 0 1B BP, Bypass TX packets same as RX (Default)``` |
| MAC | 11:7 | rw | $\begin{array}{\|ll\|} \hline \text { MAC Learning Table Entry Limitation } \\ 0_{B} & \text { DIS, Disable Total MAC Limitation (Default) } \\ 1_{B} & \text { MAX, Maximum allowable total MAC } \\ \hline \end{array}$ |
| ANPD | 6 | rw | Auto-Negotiation Parallel Detect Follow IEEE802.3 $\begin{array}{ll} 0_{B} & \text { B, Both } \\ 1_{B} & \text { H, Half only (Default) } \end{array}$ |
| AN | 5 | rw | Auto-Negotiation Advertise Single Capability $\begin{array}{\|ll} 0_{B} & \text { E, Expand (Default) } \\ 1_{B} & \mathbf{S}, \text { Single } \\ \hline \end{array}$ |
| ANA | 4 | rw | Auto-Negotiation Advertisement <br> $0_{B} \quad$ FS, Follow speed and duplex setting to negotiate with link partner. (Default) <br> $1_{B} \quad$ 4W, Always 4 way Auto-negotiation |
| DX | 3 | rw | ```Duplex 0B HD, Half Duplex 1B FD, Full Duplex (Default)``` |

NINJA F/FX ADM6992F/FX

Registers Description

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| SP | 2 | rw | $$ |
| ANE | 1 | rw | Auto negotiation Enable <br> $0_{B} \quad$ D, Disable Auto-negotiation <br> $1_{B} \quad$ E, Enable Auto-negotiation. (Default) |
| FC | 0 | rw | 802.3x Flow Control Command Ability <br> $0_{B} \quad$ D, Disable 802.3x Flow control command ability <br> $1_{B} \quad$ E, Enable 802.3x Flow control command ability (Default) |

## Port Configuration Register 1

| PCR_1 <br> Port | onfig |  | egiste |  |  |  |  |  |  |  |  |  |  | Reset | $\begin{aligned} & \text { Value } \\ & 104 F_{H} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LBC | PAC | RPT | OPTC |  |  | MAC |  |  | ANPD | AN | ANA | DX | SP | ANE | FC |
| rw | rw | rw | rw |  |  | rw |  |  | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| LBC | 15 | rw | ```Loop-back Control 0 1B LP, Local Loop-back for Port1/Port0``` |
| PAC | 14 | rw | Packet Authorization Control $0_{B} \quad$ ALL, All packet (Default) $1_{B} \quad$ PPP, PPPOE only |
| RPT | 13 | rw | Receive Packet TAG Recognition Control $0_{B} \quad$ REC, Recognize VLAN TAG automatically (Default) $1_{B}$ DIS, Disable |
| OPTC | 12 | rw | $\begin{aligned} & \text { Output Packet Tagging Control } \\ & 0_{B} \quad \text { TAG, TAG/UNTAG packets if needed } \\ & 1_{B} \quad \text { BP, Bypass TX packets same as } R X \text { (Default) } \end{aligned}$ |
| MAC | 11:7 | rw | MAC Learning Table Entry Limitation $0_{B} \quad$ DIS, Disable Total MAC Limitation (Default) $1_{B}$ MAX, Maximum allowable total MAC |
| ANPD | 6 | rw | Auto-Negotiation Parallel Detect Follow IEEE802.3 <br> B, Both <br> $1_{B} \quad H$, Half only (Default) |
| AN | 5 | rw | Auto-Negotiation Advertise Single Capability $0_{B} \quad$ E, Expand (Default) <br> $1_{B} \quad \mathbf{S}$, Single |

NINJA F/FX ADM6992F/FX

Registers Description

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| ANA | 4 | rw | Auto-Negotiation Advertisement <br> $0_{B} \quad$ FS, Follow speed and duplex setting to negotiate with link partner. (Default) <br> $1_{B} \quad 4 W$, Always 4 way Auto-negotiation |
| DX | 3 | rw | $$ |
| SP | 2 | rw | $\begin{aligned} & \text { Speed } \\ & \begin{array}{ll} \text { Sp } & 10 \mathrm{M}, 10 \mathrm{M} \\ 1_{B} & 100 \mathrm{M}, 100 \mathrm{M} \text { (Default) } \end{array} \end{aligned}$ |
| ANE | 1 | rw | Auto negotiation Enable <br> $0_{B} \quad D$, Disable Auto-negotiation <br> $1_{B} \quad$ E, Enable Auto-negotiation. (Default) |
| FC | 0 | rw | 802.3x Flow Control Command Ability <br> $0_{B}$ D, Disable 802.3x Flow control command ability <br> $1_{B} \quad$ E, Enable 802.3x Flow control command ability (Default) |

## Miscellaneous Configuration 0

| MC_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Miscellaneous Configuration 0 | $03_{H}$ | $0600_{H}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ECRC | CRS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rw | rw |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| ECRC | 15 | rw | Enable CRC Check <br> $0_{B} \quad$ E, Enable (Default) <br> $1_{B} \quad$ D, Disable |
| CRS | 14 | rw | CRS (carrier sense) check disable <br> Checking of the length of CRS |
|  |  |  | $0_{B} \quad$ ED, Enable (Default) <br> $1_{B} \quad$ DD, Disable |
|  |  |  |  |
| MPS |  |  | Maximum Packet Size <br> Maximum allowable frame size in bytes <br> $9216_{D} \quad$ MAX, Max. bytes number <br> $1536_{D} \quad$ DEF, Default value |

## Miscellaneous Configuration Register 1

NINJA F/FX ADM6992F/FX

## Registers Description

## MCR_1

Offset
Reset Value
Miscellaneous Configuration Register 1
$04_{H}$
$0000_{H}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LED- } \\ \text { ST }^{-} \end{gathered}$ | $\begin{aligned} & \text { LED } \\ & \mathbf{O N}^{-} \end{aligned}$ | MAC | PFRC | Res | VLAN | $\begin{gathered} \text { EFM } \\ \text { P0 } \end{gathered}$ | PL | DBO | DP | AD |  |  | Res |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| LED_ST | 15 | rw | LED Status Definition when UTP link down <br> $0_{B}$ TBD, always put off LEDs of UTP port when UTP link down (Default) <br> 1B TBD, LEDs of UTP port show DIPSW setting when auto-negotiation disable and link down |
| LED_ON | 14 | rw | Turn on all LED <br> at the same time during LED self test <br> $0_{B} \quad$ TBD, Disable (Default) <br> 1B TBD, Enable |
| MAC | 13 | rw | MAC address table hashing algorithm Control $0_{B} \quad$ DM, MAC address lookup table use direct mode to generate hash key (Default) <br> $1_{B} \quad$ CRC, MAC address lookup table use CRC to generate hash key |
| PFRC | 12 | rw | ```Pause Frame Recognition Control when auto-negotiation disable O 1B}\quad\mathrm{ NOS, Don't stop transmitting frame if PAUSE frame received when flow control capability is disabled.``` |
| Res | 11 | ro | Reserved $0_{B} \quad$ DEF, Default |
| VLAN | 10 | rw | Replace VLAN ID 0 and 1 by PVID $0_{B} \quad$ D, Disable (Default) <br> $1_{B} \quad$ R, Replace |
| EFM_P0 | 9 | rw | Emulated Force Mode for Port0 $0_{B} \quad$ D, Disable (Default) $1_{B}$ TBD, |
| PL | 8 | rw | Preamble Leveling <br> $0_{B} \quad$ 7B, 7 bytes (Default) <br> $1_{B}$ 6B, 6 bytes |
| DBO | 7 | rw | $$ |
| DP | 6 | rw | Discard Packet after 16th Collision $0_{B} \quad E$, Disable (Default) <br> 1B D, Enable |

NINJA F/FX ADM6992F/FX

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| AD | 5 | rw | Aging Disable <br> $0_{B} \quad$ E, Enable aging (Default) <br> $1_{B} \quad$ D, Disable aging |
|  |  |  | Ro |
| Res | $4: 0$ | Reserved |  |

## Miscellaneous Configuration Register2

| MCR_2 | Offset | Reset Value |
| :--- | :---: | ---: |
| Miscellaneous Configuration Register 2 | $05_{\mathrm{H}}$ | $0014_{\mathrm{H}}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 54 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD | AG | LPTD | POMM | XOVE | $\underset{\mathbf{S}}{\mathrm{FCDI}}$ | RECH | $\underset{0}{\mathrm{REC}}$ | ANDI | Res | FTPR | FPC | Cut | $\operatorname{UTP}_{\text {LED }^{-}}$ | UTP |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PD | 15 | rw | ```Polarity definition Change for hardware pin INT_N 0 1B HA, INT_N High Active``` |
| AG | 14 | rw | Aging $0_{\mathrm{B}}$ $\mathbf{N}$, Normal (Default) $1_{\mathrm{B}}$ F, Fast |
| LPTDIS | 13 | rw | Polarity definition change for hardware pin LPTDIS $0_{B} \quad$ DIP, Disable Inverse Polarity of LPTDIS (Default) <br> $1_{B} \quad$ IP, Inverse Polarity of LPTDIS |
| P0_MDI | 12 | rw | Polarity definition change for hardware pin P0_MDI $0_{B}$ DIP, Disable Inverse Polarity of PO_MDI (Default) <br> $1_{B} \quad$ IP, Inverse Polarity of PO_MDI |
| XOVEN | 11 | rw | Polarity definition change for hardware pin XOVEN <br> $0_{B} \quad$ DIP, Disable Inverse Polarity of XOVEN (Default) <br> $1_{B} \quad$ IP, Inverse Polarity of XOVEN |
| FCDIS | 10 | rw | Polarity definition change for hardware pin PO_FCDIS and P1_FCDIS <br> $\mathrm{O}_{\mathrm{B}}$ DIP, Disable Inverse Polarity (Default) <br> $1_{B} \quad$ IP, Inverse Polarity |
| RECHALF | 9 | rw | $\qquad$ <br> Polarity definition change for hardware pin PO_RECHALF and P1_RECHALF |
| REC10 | 8 | rw | Polarity definition change for hardware pin P0_REC10 and P1_REC10 <br> $\mathrm{O}_{\mathrm{B}}$ DIP, Disable Inverse Polarity (Default) <br> $1_{B} \quad$ IP, Inverse Polarity |

NINJA F/FX ADM6992F/FX

Registers Description

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| ANDIS | 7 | rw | Polarity definition change for hardware pin PO_ANDIS and P1_ANDIS <br> $0_{B} \quad$ DIP, Disable Inverse Polarity (Default) <br> $1_{B} \quad$ IP, Inverse Polarity |
| Res | 6 | ro | Reserved $0_{B}$ DEF, Default |
| FTPR | 5:4 | rw | FTPR_MODE $00_{B} \quad$ OAM, OAM $01_{\mathrm{B}} \quad$ FEFI, FEFI(Default) $1 \mathrm{x}_{\mathrm{B}} \quad$ IDS, Disable |
| FPC | 3 | rw | Fault Propagation Control <br> $0_{B} \quad E P$, Enable Fault Propagation in converter mode (Default) <br> $1_{B} \quad$ DP, Disable Fault Propagation |
| Cut | 2 | rw | Cut-Through Forwarding Control in converter mode $0_{B} \quad$ ES, Enable 100M snooping in converter mode $1_{B} \quad$ DS, Disable snooping (Default) |
| UTP_LED | 1 | rw | UTP led control during Loop Back Test <br> $0_{B} \quad$ OFF, Put off LEDs of UTP port during loopback test. (Default) <br> $1_{B} \quad$ NOT, Don.t put off LEDs of UTP port during loopback test. |
| UTP_Link | 0 | rw | UTP link control during Loop Back Test $\mathrm{O}_{\mathrm{B}}$ LD, Link Disable during Loop Back Test(Default) $1_{B}$ LE, Link Enable during Loop Back Test |

Buffer Management Configuration 0

| BMC_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Buffer Management Configuration 0 | $06_{\mathrm{H}}$ | $0198_{\mathrm{H}}$ |



Res
ro

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | ro | Reserved <br> $0198_{H} \quad$ DEF, Default |

Buffer Management Configuration 1

```
BMC_1
Buffer Management Configuration 1
```

Offset
Reset Value
$07_{H}$
$0258_{\mathrm{H}}$

NINJA F/FX ADM6992F/FX

Registers Description


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | ro | Reserved <br> $0258_{\mathrm{H}} \quad$ DEF, Default |

## Buffer Management Configuration 2

## BMC_2

Offset
Buffer Management Configuration 2
$08_{H}$
Reset Value 0008 ${ }_{H}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Res |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | ro | Reserved <br> $0008_{\mathrm{H}} \quad$ DEF, Default |

Ingress Bandwidth Control Configuration 0

| IBW_CCR_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Ingress Bandwidth Control Configuration 0 | $09_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| IBC_P0 | 15 | rw | Port 0 Ingress Bandwidth Control <br> $0_{\mathrm{B}} \quad$ D, Disable (Default) <br> $1_{\mathrm{B}} \quad$ E, Enable |
| IBCT_P0 | $14: 0$ | rw | Port0 Ingress Bandwidth Control Threshold <br> Step size: 4 Kbytes <br> $0000_{\mathrm{H}} \quad$ DEF, Default |

NINJA F/FX

## Registers Description

Egress Bandwidth Control Configuration 1


Ingress Bandwidth Control Configuration 2

```
IBW_CCR_2 Offset
Ingress Bandwidth Control Configuration 2 0B H
                                    00000
```



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| IBC_P1 | 15 | rw | Port 1 Ingress Bandwidth Control <br> $0_{\mathrm{B}} \quad$ D, Disable (Default) <br> $1_{\mathrm{B}} \quad$ E, Enable |
| IBCT_P1 | $14: 0$ | rw | Port 1 Ingress Bandwidth Control Threshold <br> Step size: 4 Kbytes <br> $0000_{\mathrm{H}} \quad$ Z, Default |

Egress Bandwidth Control Configuration 3

NINJA F/FX

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{EBC} \\ \mathrm{P} 1 \end{gathered}$ |  |  |  |  |  |  | EBCT_P1 |  |  |  |  |  |  |  |  |
| rw |  |  |  |  |  |  |  | rw |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| EBC_P1 | 15 | rw | Port 1 Egress Bandwidth Control <br> $0_{\mathrm{B}} \quad$ D, Disable (Default) <br> $1_{\mathrm{B}} \quad$ E, Enable |
| EBCT_P1 | $14: 0$ | rw | Port 1 Egress Bandwidth Control Threshold <br> Step size: 4 Kbytes <br> $0000_{\mathrm{H}} \quad$ Z, Default |

PHY Miscellaneous Configuration

| PHY_MC | Offset | Reset Value |
| :--- | :---: | ---: |
| PHY Miscellaneous Configuration | $0 D_{H}$ | $1^{\prime} 74_{H}$ |


| 15 | 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | ro | Reserved <br> $1 \mathrm{~A} 74_{\mathrm{H}} \quad$ CONF, Default |

NINJA F/FX ADM6992F/FX

## Registers Description

## Reserved MAC Address Filtering Configuration

| MAC_AFC MAC Addre | Itering |  |  | Offset $0 \mathrm{E}_{\mathrm{H}}$ |  |  |  | Reset Value 0014 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $15 \quad 14$ | 1312 | 11 | 10 | 9 | 76 | 54 | 32 | 1 | 0 |
| MFM | TUFM | Res | CRC | Res | PFM_10 | PFM_02 | PFM_01 |  |  |
| rw | rw | ro | ro | ro | rw | ro | rw |  |  |


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| MFM | 15:14 | rw | Match Frame Mode <br> $00_{B}$ SAM, CRC is correct and the same with CRC of last requested transmitted user frame (Default) <br> $01_{B}$ COR, CRC is correct <br> $10_{B}$ DIF, CRC is incorrect or different with CRC of last requested transmitted user frame <br> $11_{\mathrm{B}}$ INC, CRC is incorrect |
| TUFM | 13:12 | rw | ```Transmit user frame mode 00 B SF, Single frame (Default) 01B CMF, Continuous transmit until match frame found or match timer expired 1x CT, Continuous transmit``` |
| Res | 11 | ro | Reserved $0_{B} \quad$ DEF, Default |
| CRC | 10 | ro | Disable OAM CRC check <br> $0_{B} \quad E$, Enable (Default) <br> $1_{B}$ D, Disable |
| Res | 9:8 | ro | Reserved $00_{B}$ DEF, Default |
| PFM_10 | 7:6 | rw | Packet Filtering Mode for Received DA $=0180 \mathrm{C} 20000$ 10~0180 C2 0000 FF $0_{B}$ DEF, Default |
| PFM_02 | 5:4 | ro | Packet Filtering Mode for Received DA = $0180 \mathrm{C} 2000002 \sim 0180 \mathrm{C} 20000$ 0F $1_{B}$ DEF, Default |
| PFM_01 | 3:2 | rw | Packet Filtering Mode for Received DA = 0180 C2 000001 and OPCODE != PAUSE 01 B DEF, Default (Fixed) |
| PFM_00 | 1:0 | rw | Packet Filtering Mode for Received DA $=0180 \mathrm{C} 2000000$ <br> $00_{B}$ DEF, Default |

NINJA F/FX ADM6992F/FX

## Registers Description

## Packet Filter Control Registers 1 and 0



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | 15 | ro | Reserved |
| AP1_R1 | 14 | rw | Apply to Port 1 Rx 1 <br> $0_{B} \quad$ DNA, Do not apply <br> $1_{B} \quad$ APL, Apply |
| AP0_R1 | 13 | ro | Apply to Port 0 Rx 1 <br> $0_{B} \quad$ DNA, Do not apply <br> $1_{B} \quad$ APL, Apply |
| OPC_1A | $12: 8$ | ro | OP Code for Filter <br> Defined in Register $1 A_{H}\left(1 C_{H}, 1 E_{H}, 20_{H}, 22_{H}, 24_{H}, 26_{H}, 28_{H}\right)$ |
| Res | 7 | ro | Reserved |
| AP1_R1 | 6 | rw | Apply to Port 1 Rx 1 <br> $0_{B} \quad$ DNA, Do not apply <br> $1_{B} \quad$ APL, Apply |
| AP1_R1 | 5 | rw | Apply to Port 0 Rx 1 <br> $0_{B} \quad$ DNA, Do not apply <br> $1_{B} \quad$ APL, Apply |
| OPC_19 | $4: 0$ | rw | OP Code for Filter <br> which defined in Register $19_{H}\left(1 B_{H}, 1 D_{H}, 1 F_{H}, 21_{H}, 23_{H}, 25_{H}, 22_{H}\right)$ |

Other Packet Filter Control Registers have the same structure and characteristics as Packet Filter Control Registers 1 and 0; the offset addresses are listed in Table 18.

Table 18 Other Packet Filter Control Regsiters

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| PCFC_3_2 | Packet Filter Control Registers 3 and 2 | $10_{\mathrm{H}}$ |  |
| PCFC_5_4 | Packet Filter Control Registers 5 and 4 | $11_{\mathrm{H}}$ |  |
| PCFC_7_6 | Packet Filter Control Registers 7 and 6 | $12_{\mathrm{H}}$ |  |
| PCFC_9_8 | Packet Filter Control Registers 9 and 8 | $13_{\mathrm{H}}$ |  |
| PCFC_11_10 | Packet Filter Control Registers 11 and 10 | $14_{\mathrm{H}}$ |  |
| PCFC_13_12 | Packet Filter Control Registers 13 and 12 | $15_{\mathrm{H}}$ |  |
| PCFC_15_14 | Packet Filter Control Registers 15 and 14 | $16_{\mathrm{H}}$ |  |

NINJA F/FX ADM6992F/FX

## Registers Description

## Filter Type Register 0

| TFTR_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Filter Type Register 0 | $17_{\mathrm{H}}$ | $0000_{\mathrm{H}}$ |


| 1514 | $13 \quad 12$ | 1110 | 98 | 76 | 54 | 32 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TF_7_15 | TF_6_14 | TF_5_13 | TF_4_12 | TF_3_11 | TF_2_10 | TF_1_9 | TF_0_8 |
| rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| TF_7_15 | $15: 14$ | rw | Type of Filter 7 |
| TF_6_14 | $13: 12$ | rw | Type of Filter 6 |
| TF_5_13 | $11: 10$ | rw | Type of Filter 5 |
| TF_4_12 | $9: 8$ | rw | Type of Filter 4 |
| TF_3_11 | $7: 6$ | rw | Type of Filter 3 |
| TF_2_10 | $5: 4$ | rw | Type of Filter 2 |
| TF_1_9 | $3: 2$ | rw | Type of Filter 1 |
| TF_0_8 | 1:0 | rw | Type of Filter 0 |

Filter Type Register 1

| TFTR_1 | Offset | Reset Value |
| :--- | :---: | ---: |
| Filter Type Register 1 | $18_{H}$ | $0000_{H}$ |


| 1514 | $13 \quad 12$ | 1110 | 98 | 76 | 54 | 32 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TF_7_15 | TF_6_14 | TF_5_13 | TF_4_12 | TF_3_11 | TF_2_10 | TF_1_9 | TF_0_8 |
| rw | rw | rw | rw | rw | rw | rw | rw |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| TF_7_15 | $15: 14$ | rw | Type of Filter 15 |
| TF_6_14 | $13: 12$ | rw | Type of Filter 14 |
| TF_5_13 | $11: 10$ | rw | Type of Filter 13 |
| TF_4_12 | $9: 8$ | rw | Type of Filter 12 |
| TF_3_11 | $7: 6$ | rw | Type of Filter 11 |
| TF_2_10 | $5: 4$ | rw | Type of Filter 10 |
| TF_1_9 | $3: 2$ | rw | Type of Filter 9 |
| TF_0_8 | $1: 0$ | rw | Type of Filter 8 |

NINJA F/FX ADM6992F/FX

## Registers Description

## Filter Register 0


rw

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Filter | $15: 0$ | rw | Filter |

Other Filter Registers have the same structure and characteristics as Filter Register 0; the offset addresses are listed in Table 19.

Table 19 Other Filter Regsiters

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| FR_1 | Filter Register 1 | $1 \mathrm{~A}_{\mathrm{H}}$ |  |
| FR_2 | Filter Register 2 | $1 \mathrm{~B}_{\mathrm{H}}$ |  |
| FR_3 | Filter Register 3 | $1 \mathrm{C}_{\mathrm{H}}$ |  |
| FR_4 | Filter Register 4 | $1 \mathrm{D}_{\mathrm{H}}$ |  |
| FR_5 | Filter Register 5 | $1 \mathrm{E}_{\mathrm{H}}$ |  |
| FR_6 | Filter Register 6 | $1 \mathrm{~F}_{\mathrm{H}}$ |  |
| FR_7 | Filter Register 7 | $20_{\mathrm{H}}$ |  |
| FR_8 | Filter Register 8 | $21_{\mathrm{H}}$ |  |
| FR_9 | Filter Register 9 | $22_{\mathrm{H}}$ |  |
| FR_10 | Filter Register 10 | $23_{\mathrm{H}}$ |  |
| FR_11 | Filter Register 11 | $24_{\mathrm{H}}$ |  |
| FR_12 | Filter Register 12 | $25_{\mathrm{H}}$ |  |
| FR_13 | Filter Register 13 | $26_{\mathrm{H}}$ |  |
| FR_14 | Filter Register 14 | $27_{\mathrm{H}}$ |  |
| FR_15 | Filter Register 15 | $28_{\mathrm{H}}$ |  |

NINJA F/FX

## Registers Description

Port Base VLAN ID and Mask 0 of Port 0

| PB_ID_0_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Port Base VLAN ID and Mask 0 of Port 0 | $29_{\mathrm{H}}$ | $0001_{\text {H }}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DPRI | $15: 13$ | rw | DPRI <br> Default Priority |
| DCFI | 12 | rw | DCFI <br> Default CFI |
| PVID | $11: 10$ | rw | PVID <br> Port base VLAN ID <br> $01_{\mathrm{B}}$ DEF, Default |

Port Base VLAN ID and Mask 0 of Port 1

PB_ID_1_0

## Offset

Reset Value
Port Base VLAN ID and Mask 1 of Port 0
$2 A_{H}$
$\mathbf{0 0 0 0}_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PVID |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| PVID | $15: 0$ | rw | PVID Mask |

NINJA F/FX

## Registers Description

## Port Base VLAN ID and Mask 0 of Port 1

## PB_ID_0_1

Offset
Reset Value
Port Base VLAN ID and Mask 0 of Port 1
$2 B_{H}$
$\mathbf{0 0 0 1}_{\text {H }}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| DPRI | $15: 13$ | rw | DPRI <br> Default Priority |
| DCFI | 12 | rw | DCFI <br> Default CFI |
| PVID | $11: 10$ | rw | PVID <br> Port base VLAN ID <br> $01_{\text {B }}$ DEF, Default |

Port Base VLAN ID and Mask 1 of Port 1

PB_ID_1_1
Offset
Reset Value
Port Base VLAN ID and Mask 1 of Port 1
${ }^{2} C_{H}$
$0000_{H}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| PVID | $15: 0$ | rw | PVID Mask |

NINJA F/FX

## Registers Description

## Tag Port Rule 0 Register 0



Other Tag Port Rule 0 Registers have the same structure and characteristics as Tag Port Rule 0 Register 0; the offset addresses are listed in Table 20.

Table 20 Other Tag Port Rule 0 Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| TPR_0_1 | Tag Port Rule 0 Register 1 | $2 F_{H}$ |  |
| TPR_0_2 | Tag Port Rule 0 Register 2 | $31_{H}$ |  |
| TPR_0_3 | Tag Port Rule 0 Register 3 | $33_{H}$ |  |

## Tag Port Rule 1 Register 0



NINJA F/FX ADM6992F/FX

## Registers Description

Other Tag Port Rule 1 Registers have the same structure and characteristics as Tag Port Rule 1 Register 0; the offset addresses are listed in Table 21.

Table 21 Other Tag Port Rule 1 Regsiters

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| TPR_1_1 | Tag Port Rule 1 Register 1 | $30_{H}$ |  |
| TPR_1_2 | Tag Port Rule 1 Register 2 | $32_{H}$ |  |

## Tag Port Rule 1 x

| TPR_1x | Offset | Reset Value |
| :--- | :---: | ---: |
| Tag Port Rule $1 \times$ | $34_{\mathrm{H}}$ | $0^{20 F F_{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| LBTM | 15 | rw | Loop Back Test Mode <br> $0_{B} \quad$ TBD, depends on current speed configuration to test 10M or 100M <br> PHY (Default) |
| Timer | $14: 12$ | rw | $1_{\mathrm{B}} \quad$Timer <br> Timer to qualify power failure recovery status (second) <br> $000_{\mathrm{B}} \sim 111_{\mathrm{B}}, 0 \sim 8$ seconds <br> $000_{\mathrm{B}} \quad 0$ seconds (Default) <br> Port |
| ER | $11: 9$ | rw | Port to apply the rule |
| Rule_Mask | $7: 0$ | rw | Rule Mask[11:4] |

OAM Configuration Register 1


NINJA F/FX ADM6992F/FX

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| TS_Def | 15:12 | rw | TS-1000 OAM C field Bit[4:7] Definition for Remote Control $0000_{B}$ <br> Z, Default |
| TS_C | 11 | rw | $\begin{array}{\|l} \hline \text { TS-1000 OAM C field Bit[1] Check } \\ 0_{B} \quad \text { CD, Check direction of OAM frame (Default) } \\ 1_{B} \quad \text { NC, Do not check direction of OAM frame } \end{array}$ |
| PRMT | 10:8 | rw | NINJA C (ADM6992C) Power Recovery Mask Timer when Power-OnInitial <br> Timer for Mask OAM after power up and Port 1 link up (second) $000_{\mathrm{B}} \sim 111_{\mathrm{B}}, 0 \sim 8$ seconds 011 B , 3 seconds (Default) |
| DC | 7 | rw | NINJA C (ADM6992C) Power Detection Control $0_{B} \quad$ Z, Should be set $1_{B}$ TBD, |
| RCSO | 6 | rw | NINJA C (ADM6992C) OAM Remote Control Stop OAM Enable $0_{B} \quad$ E, Enable Remote Control OAM (Default) <br> 1B D, Disable Remote Control OAM |
| RCSF | 5 | rw | NINJA C (ADM6992C) OAM Remote Control Start Function Enable $0_{B}$ D, Disable Remote Control (Default) <br> $1_{B} \quad$ E, Enable Remote Control |
| U_LU | 4 | rw | ```TS-1000 OAM S field Bit[7:10] Definition when UTP link up \(0_{B} \quad\) SHOW, S7-S8 and S9 of OAM frame show PHY status if PHY link up (Default) \(1_{B} \quad\) NOT, S7-S8 and S9 of OAM frame don't show PHY status if PHY link up``` |
| U_LD | 3 | rw | TS-1000 OAM S field Bit[7:10] <br> Definition when auto-negotiation enable and UTP link down $0_{B}$ DIS, Disable idiot setting. NINJA C (ADM6992C) will send DIPSW setting to CO when UTP port auto-negotiation enable and link down (Default) <br> $1_{B} \quad$ EIS, Enable idiot setting. NINJA C (ADM6992C) will always send 10MH to CO when UTP port auto-negotiation enable and link down |
| TXF | 2 | rw | ```Transmit MC_FAILURE when load EEPROM fail 0 1B TBD, Don't assert MC_FAILURE when load EEPOM fail``` |
| SNFC | 1 | rw | ```NTT TS-1000 Status Notification Frame Control 0 request frame is received. (Default) 1 B TBD, Transmit three OAM frames if state change or state notification request frame is received.``` |
| MC | 0 | rw | $\begin{array}{\|l\|l\|} \hline \text { NTT TS-1000 MC Mode Control } \\ 0_{\mathrm{B}} & \text { TBD, CPE mode (Default) } \\ 1_{\mathrm{B}} & \text { TBD, CO mode } \\ \hline \end{array}$ |

NINJA F/FX

## Registers Description

OAM Configuration Register 2
NINJA C (ADM6992C) OAM C field Bit[8:15] definition for Remote Control

OAM_CR_2

| Offset | Reset Value |
| :---: | ---: |
| $36_{\mathrm{H}}$ | FEFF $_{\mathrm{H}}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RC_EF |  |  |  |  |  |  |  | RC_SF |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| RC_EF | $15: 8$ | rw | Remote Control End Function <br> OAM C field Bit[8:15] definition <br> FE $_{\mathrm{H}} \quad$ EF, Default |
| RC_SF | $7: 0$ | rw | Remote Control Start Function <br> OAM C field Bit[8:15] definition $^{\text {FF }_{\mathrm{H}} \quad \text { SF, Default }}$ |

## Miscellaneous Configuration Register 3

Vender ID

MCR_3
Offset
Reset Value
Miscellaneous Configuration Register 3
$3^{3}$ H
$\mathbf{0 0 0 0}_{\mathrm{H}}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vender_ID |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Vender_ID | $15: 0$ | rw | NTT TS-1000 OAM M field Bit[15:0] definition <br> Vender ID Bits |

NINJA F/FX

## Registers Description

## Miscellaneous Configuration Register 4

MCR_4

```
Offset
Reset Value
38 \({ }_{H}\)
\(\mathbf{0 0 0 0}_{\mathrm{H}}\)
```

Miscellaneous Configuration 4

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MN_7_0 |  |  |  |  |  |  |  | VID_23_16 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| MN_7_0 | $15: 8$ | rw | NTT TS-1000 OAM M field Bit[31:24] definition <br> Model Number Bit [7:0] |
| VID_23_16 | $7: 0$ | rw | NTT TS-1000 OAM M field Bit[23:16] definition <br> Vender ID Bit [23:16] |

## Miscellaneous Configuration Register 5

MCR_5

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MN_23_8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| MN_23_8 | $15: 0$ | rw | NTT TS-1000 OAM M field Bit[47:32] definition <br> Model Number Bits [23:8] |

NINJA F/FX

## Registers Description

## Forwarding Configuration 1

FC_1

## Offset

Reset Value
Forwarding Configuration 1
$3 \mathrm{~A}_{\mathrm{H}}$
$\mathbf{6 0 0 0}_{\mathrm{H}}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 4$ | ro | Reserved <br> $600_{\mathrm{H}} \quad$ D, Default |
| FM_C | $3: 2$ | rw | Forwarding Mode Control <br> $00_{\mathrm{B}} \quad$ SF, Store \& Forward (Default) <br> $01_{\mathrm{B}} \quad$ MCT, Modify Cut-Through <br> $10_{\mathrm{B}} \quad$ R, Reserved <br> $11_{\mathrm{B}} \quad$ MII, MII Cut-Through |
| Res | 1 | ro | Reserved <br> $0_{\mathrm{B}} \quad$, Default |
| FC | 0 | rw | Forwarding Mode auto-change Control <br> $0_{\mathrm{B}} \quad$ FIX, Fix Forwarding Mode (Default) <br> $1_{\mathrm{B}} \quad$ A, Automatically Change Forwarding Mode |

## Forwarding Configuration 2

FC_2
Offset
Reset Value
Forwarding Configuration 2
$3 \mathrm{~B}_{\mathrm{H}}$
$0000_{H}$
$15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0$
$\qquad$
ro

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Res | $15: 0$ | ro | Reserved <br> $0000_{H} \quad$ Z, Default |

NINJA F/FX ADM6992F/FX

## Registers Description

## Default Value Control Register



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| PU_M | 15 | rw | Power up mask mode <br> $0_{B} \quad$ TBD, by timer defined in EEPROM register $35_{\mathrm{H}}$ Bit[10:8] (Default) <br> $1_{B}$ TBD, by LED self test |
| PS_D | 14 | rw | Power status detect mode $0_{B} \quad$ TBD, mode 0 (Default) $1_{B}$ TBD, mode 1 |
| PS_C | 13 | rw | Power status change mask timer <br> $0_{B} \quad$ TBD, the same with power up mask timer which defined in EEPROM register $35_{\mathrm{H}}$ Bit[10:8] (Default) <br> $1_{\mathrm{B}}$ TBD, EEPROM register $34_{\mathrm{H}}$ Bit [14:12] |
| $\overline{\text { PM_T }}$ | 12 | rw | Power mask timer time base before first OAM was sent $0_{B} \quad$ TBD, 1 sec (Default) <br> $1_{\mathrm{B}}$ TBD, 0.5 sec |
| IPG | 11 | rw | Place IPG  <br> $0_{B}$ TBD, Place IPG before and after OAM frame and loop back test <br> frame (Default) <br> $1_{B} \quad$TBD, Place IPG/2 before and after OAM frame and loop back test <br> frame  |
| IP_D | 10 | rw | Inverse Polarity of A_PD_DETECT <br> $0_{B} \quad$ TBD, Disable inverse the polarity (Default) <br> $1_{B} \quad$ TBD, Inverse the polarity |
| IP_F | 9 | rw | Inverse Polarity of MC_FAILURE <br> $0_{B} \quad$ TBD, Disable inverse the polarity (Default) <br> $1_{B} \quad$ TBD, Inverse the polarity |
| BP | 8 | rw | Polarity definition change for power-on-setting pin BYPASS_PAUSE <br> $0_{B} \quad$ TBD, Disable inverse the default value (Default) <br> $1_{B} \quad$ TBD, Inverse the default value |
| EO | 7 | rw | Polarity definition change for power-on-setting pin EN_OAM $0_{B} \quad$ TBD, Disable inverse the default value (Default) $1_{B} \quad$ TBD, Inverse the default value |
| DL | 6 | rw | Polarity definition change for power-on-setting pin DIS_LEARN $0_{B}$ TBD, Disable inverse the default value of DIS_LEARN (Default) $1_{B} \quad$ TBD, Inverse the default value of DIS_LEARN |

NINJA F/FX ADM6992F/FX

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FX1 | 5 | rw | Polarity definition change for power-on-setting pin FXMODE[1] $0_{B} \quad$ TBD, Disable inverse the default value (Default) <br> $1_{B} \quad$ TBD, Inverse the default value |
| FX_0 | 4 | rw | Polarity definition change for power-on-setting pin FXMODE[0] $0_{B} \quad$ TBD, Disable inverse the default value (Default) $1_{B} \quad$ TBD, Inverse the default value |
| LED_2 | 3 | rw | Polarity definition change for power-on-setting pin LEDMODE[2] <br> $0_{B} \quad$ TBD, Disable inverse the default value (Default) <br> $1_{B} \quad$ TBD, Inverse the default value |
| LED_1 | 2 | rw | Polarity definition change for power-on-setting pin LEDMODE[1] $0_{B} \quad$ TBD, Disable inverse the default value (Default) <br> $1_{B} \quad$ TBD, Inverse the default value |
| LED_0 | 1 | rw | Polarity definition change for power-on-setting pin LEDMODE[0] $0_{B} \quad$ TBD, Disable inverse the default value (Default) $1_{B} \quad$ TBD, Inverse the default value |
| DIS | 0 | rw | Polarity definition change for power-on-setting pin DISBP_N $0_{B} \quad$ TBD, Disable inverse the default value (Default) <br> $1_{B} \quad$ TBD, Inverse the default value |

### 4.3 Serial Management Registers

Table 22 Serial Management Register Map

| Register | Bit 31-0 | Default Value |
| :---: | :---: | :---: |
| 00 ${ }_{\text {H }}$ | Chip Identify | 0002 1090 $_{\text {H }}$ |
| $01_{\text {H }}$ | Over Flow Flag | $00000000_{\mathrm{H}}$ |
| 02 ${ }_{\text {H }}$ | P0 Receive packets | $00000000_{\mathrm{H}}$ |
| $03_{\mathrm{H}}$ | P0 Receive byte count | $00000000_{\mathrm{H}}$ |
| $04_{\text {H }}$ | P0 Transmit packets | $00000000_{\mathrm{H}}$ |
| $05_{\text {H }}$ | P0 Transmit byte count | $00000000_{\mathrm{H}}$ |
| $06_{\text {H }}$ | P0 error count | $00000000_{\mathrm{H}}$ |
| $07_{\text {H }}$ | P0 collision count | $00000000_{\mathrm{H}}$ |
| $08_{\text {H }}$ | P1 Receive packets | $00000000_{\mathrm{H}}$ |
| $09_{\mathrm{H}}$ | P1 Receive byte count | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{~A}_{\mathrm{H}}$ | P1 Transmit packets | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{~B}_{\mathrm{H}}$ | P1 Transmit byte count | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{C}_{\mathrm{H}}$ | P1 error count | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{D}_{\mathrm{H}}$ | P1 collision count | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{E}_{\mathrm{H}}$ | Per Port Counter Reset | $00000000_{\mathrm{H}}$ |
| $0 \mathrm{~F}_{\mathrm{H}}$ | Hardware Settings | Pin |
| $10_{\mathrm{H}}$ | Interrupt Register | $00000000_{H}$ |
| $11_{\text {H }}$ | Interrupt mask Register | $00000000_{\mathrm{H}}$ |
| $12_{\mathrm{H}}$ | Port Status | Real Time Status |
| $13_{\mathrm{H}}$ | EEPROM Register File Access Control | $00004154^{H}$ |

NINJA F/FX

## Registers Description

Table 22 Serial Management Register Map (cont'd)

| Register | Bit 31-0 | Default Value |
| :---: | :---: | :---: |
| $14_{\mathrm{H}}$ | OAM Control Register | $00000000_{\mathrm{H}}$ |
| $15_{\mathrm{H}}$ | Source Address of Loop Back Test User Frame 0 | $00000000_{\mathrm{H}}$ |
| $16_{\mathrm{H}}$ | Source Address of Loop Back Test User Frame 1 | $00000000_{\mathrm{H}}$ |
| $11_{\mathrm{H}}$ | Transmit OAM Frame Register 0 | $00000000_{\mathrm{H}}$ |
| $18_{\mathrm{H}}$ | Transmit OAM Frame Register 1 | $00000000_{\mathrm{H}}$ |
| $19_{\mathrm{H}}$ | Transmit OAM Frame Register 2 | $00000000_{\mathrm{H}}$ |
| $1 \mathrm{~A}_{\mathrm{H}}$ | Received OAM Frame Register 0 | $00000000_{\mathrm{H}}$ |
| $1 \mathrm{~B}_{\mathrm{H}}$ | Received OAM Frame Register 1 | $00000000_{\mathrm{H}}$ |
| $1 \mathrm{C}_{\mathrm{H}}$ | Received OAM Frame Register 2 | $00000000_{\mathrm{H}}$ |
| $1 \mathrm{D}_{\mathrm{H}}$ | OAM Frame Status Register | $00000000_{\mathrm{H}}$ |

Note: Any write activity to counter register will reset the counter and the overflow flag of this counter.

NINJA F/FX ADM6992F/FX

## Registers Description

### 4.4 Serial Management Register Descriptions

Table 23 Registers Address SpaceRegisters Address Space

| Module | Base Address | End Address | Note |
| :--- | :--- | :--- | :--- |
| Serial | $00_{\mathrm{H}}$ | $1 \mathrm{D}_{\mathrm{H}}$ |  |

Table 24 Registers Overview

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :---: | :---: | :---: | :---: |
| Chip_ID | Chip Identifier | $00_{\text {H }}$ | 60 |
| OFR | Overflow Flag Register | $01_{\mathrm{H}}$ | 61 |
| PCNR_0 | Port 0 Counter Register | $02_{\text {H }}$ | 62 |
| PORBC | P0 Receive byte count | $03_{\mathrm{H}}$ | 62 |
| POTP | P0 Transmit packets | $04_{\text {H }}$ | 62 |
| POTBC | P0 Transmit byte count | $05_{\text {H }}$ | 62 |
| POEC | P0 Error count | $06_{\text {H }}$ | 62 |
| P0CC | P0 Collision count | $07_{H}$ | 62 |
| P1RP | P1 Receive packets | $08_{\mathrm{H}}$ | 62 |
| P1RBC | P1 Receive byte count | $09_{\text {H }}$ | 62 |
| P1TP | P1 Transmit packets | $0 \mathrm{~A}_{\mathrm{H}}$ | 62 |
| P1TBC | P1 Transmit byte count | $0 \mathrm{~B}_{\mathrm{H}}$ | 62 |
| P1EC | P1 Error count | $0 \mathrm{C}_{\mathrm{H}}$ | 62 |
| P1CC | P1 Collision count | $0 \mathrm{D}_{\mathrm{H}}$ | 62 |
| PCRR | Port Counter Reset Register | $0 \mathrm{E}_{\mathrm{H}}$ | 62 |
| HW_SSR | Hardware Setting Status Register | $0 \mathrm{~F}_{\mathrm{H}}$ | 64 |
| INT | Interrupt Register | $10_{\mathrm{H}}$ | 65 |
| INT_M | Interrupt Mask Register | $11_{\mathrm{H}}$ | 66 |
| PSR | Port Status Register | $12_{\mathrm{H}}$ | 68 |
| EE_RFAC | EEPROM Register File Access Control | $13_{\mathrm{H}}$ | 69 |
| OAM_CR | OAM Control Register | $14_{\mathrm{H}}$ | 70 |
| SA_F_0 | Source Address of Loop Back Test User Frame 0 | $15_{\text {H }}$ | 71 |
| SA_F_1 | Source Address of Loop Back Test User Frame 1 | $16_{\text {H }}$ | 72 |
| TFR_0 | Transmit OAM Frame Register 0 | $17_{\text {H }}$ | 72 |
| TFR_1 | Transmit OAM Frame Register 1 | $18_{\mathrm{H}}$ | 72 |
| TFR_2 | Transmit OAM Frame Register 2 | $19_{\mathrm{H}}$ | 73 |
| RFR_0 | Received OAM Frame Register 0 | $1 \mathrm{~A}_{\mathrm{H}}$ | 74 |
| RFR_1 | Received OAM Frame Register 1 | $1 \mathrm{~B}_{\mathrm{H}}$ | 74 |
| RFR_2 | Received OAM Frame Register 0 | $1 \mathrm{C}_{\mathrm{H}}$ | 75 |
| OAM_FSR | OAM Frame Status Register | $1 \mathrm{D}_{\mathrm{H}}$ | 75 |

The register is addressed wordwise.

NINJA F/FX ADM6992F/FX

## Registers Description

Table 25 Register Access Types

| Mode | Symbol | Description HW | Description SW |
| :---: | :---: | :---: | :---: |
| read/write | rw | Register is used as input for the HW | Register is read and writable by SW |
| read | r | Register is written by HW (register between input and output -> one cycle delay) | Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.) |
| Read only | ro | Register is set by HW (register between input and output -> one cycle delay) | SW can only read this register |
| Read virtual | rv | Physically, there is no new register, the input of the signal is connected directly to the address multiplexer. | SW can only read this register |
| Latch high, self clearing | Ihsc | Latches high signal at high level, clear on read | SW can read the register |
| Latch low, self clearing | IIsc | Latches high signal at low-level, clear on read | SW can read the register |
| Latch high, mask clearing | Ihmk | Latches high signal at high level, register cleared with written mask | SW can read the register, with write mask the register can be cleared (1 clears) |
| Latch low, mask clearing | Ilmk | Latches high signal at low-level, register cleared on read | SW can read the register, with write mask the register can be cleared (1 clears) |
| Interrupt high, self clearing | ihsc | Differentiates the input signal (low>high) register cleared on read | SW can read the register |
| Interrupt low, self clearing | ilsc | Differentiates the input signal (high>low) register cleared on read | SW can read the register |
| Interrupt high, mask clearing | ihmk | Differentiates the input signal (high>low) register cleared with written mask | SW can read the register, with write mask the register can be cleared |
| Interrupt low, mask clearing | ilmk | Differentiates the input signal (low>high) register cleared with written mask | SW can read the register, with write mask the register can be cleared |
| Interrupt enable register | ien | Enables the interrupt source for interrupt generation | SW can read and write this register |
| latch_on_reset | Ior | rw register, value is latched after first clock cycle after reset | Register is readable and writable by SW |
| Read/write self clearing | rwsc | Register is used as input for the hw, the register will be cleared due to a HW mechanism. | Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is readable and writable by SW. |

Table 26 Registers Clock DomainsRegisters Clock Domains

| Clock Short Name | Description |
| :--- | :--- |

### 4.4.1 Serail Management Register Format

Chip Identifier

NINJA F/FX ADM6992F/FX

## Registers Description



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P_Code | $31: 4$ | ro | Project Code |
| R_Code | $3: 0$ | ro | Revision Code |

## Overflow Flag Register



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| P1CC | 11 | Ihsc | P1 collision count <br> $1_{B} \quad$ TBD, Overflow |
| P1EC | 10 | Insc | P1 error count overflow <br> $1_{B} \quad$ TBD, Overflow |
| P1TC | 9 | Ihsc | P1 transmit byte count overflow <br> $1_{B} \quad$ TBD, Overflow |
| P1TP | 8 | Ihsc | P1 transmit packets overflow <br> 1 |
| P1RC | 7 | Insc | P1 Receive byte count overflow <br> $1_{B} \quad$ TBD, Overflow |
| P1RP | 6 | Ihsc | P1 Receive packets overflow <br> $1_{B} \quad$ TBD, Overflow |
| P0CC | 5 | Ihsc | P0 collision count overflow <br> 1 |
| P0EC | 4 | Insc | P0 error count overflow <br> $1_{B} \quad$ TBD, Overflow |
| P0TC | 3 | Ihsc | P0 Transmit byte count overflow <br> $1_{B} \quad$ TBD, Overflow |

NINJA F/FX ADM6992F/FX

## Registers Description

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| POTP | 2 | Ihsc | P0 Transmit packets overflow <br> $1_{B} \quad$ TBD, Overflow |
| PORC | 1 | Ihsc | P0 Receive byte count overflow <br> $1_{B} \quad$ TBD, Overflow |
| PORP | 0 | Ihsc | P0 Receive packets overflow <br> $1_{B} \quad$ TBD, Overflow |

## Port 0 Counter Register



Other Counter Registers have the same structure and characteristics as Port 0 Counter Register; the names and offset addresses are listed in Table 27.

Table 27 Other Counter Registers

| Register Short Name | Register Long Name | Offset Address | Page Number |
| :--- | :--- | :--- | :--- |
| P0RBC | P0 Receive byte count | $03_{H}$ |  |
| P0TP | P0 Transmit packets | $04_{H}$ |  |
| P0TBC | P0 Transmit byte count | $05_{H}$ |  |
| P0EC | P0 Error count | $06_{H}$ |  |
| P0CC | P0 Collision count | $07_{H}$ |  |
| P1RP | P1 Receive packets | $08_{H}$ |  |
| P1RBC | P1 Receive byte count | $09_{H}$ |  |
| P1TP | P1 Transmit packets | $0 A_{H}$ |  |
| P1TBC | P1 Transmit byte count | $0 B_{H}$ |  |
| P1EC | P1 Error count | $0 C_{H}$ | $0 D_{H}$ |

## Port Counter Reset Register

NINJA F/FX

| PCRR | Offset | Reset Value |
| :--- | :---: | ---: |
| Port Counter Reset Register | $0 \mathrm{E}_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| RP1 | 1 | rw | Reset All Counter of Port 1 <br> $1_{B} \quad$ RP1, Reset |
| RP0 | 0 | rw | Reset All Counter of Port 0 <br> $1_{B} \quad$ RP0, Reset |

NINJA F/FX

## Registers Description

Hardware Setting Status Register


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| BOD | 24 | ro | Bonding option : Disoam |
| BOB | 23 | ro | Bonding option : Bond128 |
| ID | $22: 20$ | ro | Chip ID[2:0] |
| DBP | 19 | ro | Disable Back Pressure |
| LM | $18: 16$ | ro | Led Mode[2:0] |
| FM | $15: 14$ | ro | Fiber Mode[1:0] |
| DAL | 13 | ro | Disable MAC address learning |
| EE | 12 | ro | Enable OAM engine |
| BP | 11 | ro | Bypass Reserved MAC address Filtering |
| DL | 10 | ro | Disable Link Pass Through |
| P0 | 9 | ro | P0 MDI/MDIX |
| EA | 8 | ro | Enable Auto-Crossover |
| DF | $7: 6$ | ro | Disable Flow Control[1:0] |
| ANA | $5: 4$ | ro | Recommend Auto-Negotiation Ability for TP Port[1:0] |
| S | $3: 2$ | ro | Recommend Speed 10 for TP Port[1:0] |
| DH | $1: 0$ | ro | Recommend Duplex Half for TP/FX Port[1:0] |

NINJA F/FX ADM6992F/FX

## Registers Description

## Interrupt Register



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FMC | 15 | Ihsc | Forwarding Mode Change |
| MTD | 14 | Ihsc | Match Timer Done |
| MFF | 13 | Ihsc | Match Frame Found |
| RUF | 12 | Ihsc | Request User Frame transmitted. |
| ROF | 11 | Ihsc | Request OAM Frame transmitted. |
| UVO | 10 | Ihsc | Unknown Valid OAM Frame received |
| KVO | 9 | Ihsc | Known Valid OAM Frame received |
| CO | 8 | Ihsc | ```Counter Overflow( \(0_{B}\) TBD, Normal \(1_{B} \quad\) TBD, Any counter defined in register 0x02~0x0e overflow``` |
| P1F | 7 | Ihsc | Port 1 Flow Control Ability Change <br> $0_{B} \quad \mathbf{N}$, Normal <br> $1_{B} \quad$ SC, Status change |
| P1D | 6 | Ihsc | Port 1 Duplex Change( <br> $0_{B} \quad \mathbf{N}$, Normal <br> $1_{B} \quad$ SC, Status change |
| P1S | 5 | Ihsc | $\begin{array}{\|l\|} \hline \text { Port } 1 \text { Speed Change( } \\ 0_{B} \\ 1_{B} \\ 1_{B} \text {, Normal } \\ \text { SC, Status change } \\ \hline \end{array}$ |
| P1L | 4 | Insc | Port 1 Link Status Change $0_{B} \quad$ N, Normal $1_{B} \quad$ SC, Status change |
| POF | 3 | Ihsc | Port 0 Flow Control Ability Change $0_{B} \quad \mathbf{N}$, Normal $1_{B} \quad$ SC, Status change) |
| $\overline{\text { POD }}$ | 2 | Ihsc | $\begin{array}{ll} \hline \text { Port } 0 \text { Duplex Change } \\ 0_{B} & \mathrm{~N}, \text { Normal } \\ 1_{B} & \mathrm{SC}, \text { Status change } \\ \hline \end{array}$ |
| POS | 1 | Insc | $\begin{array}{\|l\|l} \text { Port } 0 \text { Speed Change } \\ 0_{B} & \text { N, Normal } \\ 1_{B} & \text { SC, Status change } \end{array}$ |

NINJA F/FX ADM6992F/FX

## Registers Description

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| POL | 0 | Ihsc | Port 0 Link Status Change |
|  |  |  | $0_{B} \quad$ N, Normal |
|  |  |  | $1_{B} \quad$ SC, Status change |

Interrupt Mask Register

| INT_M | Offset | Reset Value |
| :--- | :---: | ---: |
| Interrupt Mask Register | $11_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |

 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FMC | 15 | rw | Forwarding Mode Change $\begin{array}{ll} 0_{B} & \text { D, Disable } \\ 1_{B} & \text { E, Enable } \end{array}$ |
| MTD | 14 | rw | Match Timer Done $0_{B} \quad$ D, Disable <br> 1B E, Enable |
| MFCF | 13 | rw | Match Frame Found $0_{B} \quad$ D, Disable <br> $1_{B} \quad \mathrm{E}$, Enable |
| RUF | 12 | rw | Request User Frame transmitted $\begin{array}{ll} 0_{B} & \text { D, Disable } \\ 1_{B} & \text { E, Enable } \end{array}$ |
| ROF | 11 | rw | Request OAM Frame transmitted $\begin{array}{ll} 0_{B} & \text { D, Disable } \\ 1_{B} & \text { E, Enable } \end{array}$ |
| UVO | 10 | rw | Unknown Valid OAM Frame received $0_{B} \quad$ D, Disable <br> 1B E, Enable |
| KVO | 9 | rw | Known Valid OAM Frame received $\begin{array}{ll} 0_{B} & \text { D, Disable } \\ 1_{B} & \text { E, Enable } \end{array}$ |
| CO | 8 | rw | $$ |
| P1F | 7 | rw | Port 1 Flow Control Ability Change $0_{B} \quad \text { D, Disable }$ $1_{B} \quad \text { E, Enable }$ |

NINJA F/FX

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| P1D | 6 | rw | $\begin{aligned} & \text { Port } 1 \text { Duplex Change } \\ & 0_{B} \\ & 1_{B} \\ & 1_{B} \text { E, Disable } \\ & \hline \end{aligned}$ |
| P1S | 5 | rw | Port 1 Speed Change $0_{B} \quad$ D, Disable <br> $1_{B} \quad$ E, Enable |
| P1L | 4 | rw | Port 1 Link Status Change <br> $0_{B}$ D, Disable <br> $1_{B} \quad$ E, Enable |
| POF | 3 | rw | Port 0 Flow Control Ability Change $0_{B}$ D, Disable <br> 1B E, Enable |
| POD | 2 | rw | Port 0 Duplex Change $0_{B}$ D, Disable <br> 1B E, Enable |
| POS | 1 | rw | Port 0 Speed Change  <br> $O_{B}$ D, Disable <br> $1_{B}$ E, Enable |
| POL | 0 | rw | Port 0 Link Status Change <br> $0_{B} \quad$ D, Disable <br> 1B E, Enable |

NINJA F/FX ADM6992F/FX

## Registers Description

## Port Status Register



| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| L1 | 15:14 | ro | $\begin{aligned} & \hline \text { CBBRK_LENGTH of P1 } \\ & 00_{\mathrm{B}} \\ & \hline 01,0 \sim 60 \mathrm{~m} \\ & 01_{\mathrm{B}} \\ & 10_{\mathrm{B}} \\ & \hline 1,60 \sim 90 \mathrm{~m} \\ & 11_{\mathrm{B}} \\ & \hline \end{aligned}$ |
| BRK1 | 13 | ro | $$ |
| L0 | 12:11 | ro | $\begin{aligned} & \hline \text { CBBRK_LENGTH of P0 } \\ & 00_{\mathrm{B}} \\ & \text { L1, } 0 \sim 60 \mathrm{~m} \\ & 01_{\mathrm{B}} \\ & 10^{2}, 60 \sim 90 \mathrm{~m} \\ & 10_{\mathrm{B}} \\ & 11_{\mathrm{B}} \\ & \text { L3, } 90 \sim 130 \mathrm{~m} \\ & \hline \end{aligned}$ |
| BRK0 | 10 | ro | $$ |
| BFS1 | 9 | ro | Buffer Full Status of Port 1 $\begin{array}{ll} 0_{B} & N, \text { Normal } \\ 1_{B} & B F, \text { Buffer Full } \end{array}$ |
| BFS0 | 8 | ro | Buffer Full Status of Port 0 $0_{B} \quad$ N, Normal $1_{B} \quad$ BF, Buffer Full |
| FC1 | 7 | ro | Flow Control of Port 1 <br> $0_{B} \quad$ D, Disable <br> $1_{B} \quad \mathrm{E}$, Enable |
| DX1 | 6 | ro | Duplex of Port 1 <br> $0_{B}$ HD, Half Duplex <br> $1_{B} \quad$ FD, Full Duplex |
| S1 | 5 | ro | $$ |
| LS1 | 4 | ro | Link Status of Port 1 $0_{B}$ LD, Link Down $1_{B}$ LU, Link Up |

NINJA F/FX ADM6992F/FX

## Registers Description

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| FC0 | 3 | ro | Flow Control of Port 0  <br> $0_{B}$ D, Disable <br> 1  <br>   <br> DX0  <br>  2 |
| ro Enable |  |  |  |

EEPROM Register File Access Control
EE_RFAC
Offset
Reset Value
EEPROM Register File Access Control
$13_{\mathrm{H}}$
0000 4154 $_{H}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| CMD | $31: 29$ | rw | Command <br> $000_{\mathrm{B}} \quad$ R, Read <br> $001_{\mathrm{B}} \quad$ W, Write <br> $>001_{\mathrm{B}} \quad$ Res, Reserved |
| Res | $28: 22$ | rw | Reserved <br> $0000000_{\mathrm{B}}$ Res, Reserved |
| ADD | $21: 16$ | rw | Address <br> $00_{\mathrm{H}}$ to $3 \mathrm{~F}_{\mathrm{H}}$ |
| DATA | $15: 0$ | rw | Data |

## Registers Description

## OAM Control Register

OAM_CR
OAM Control Register

Offset

Reset Value
OAM Control Register
$14_{H}$
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| FCK | 12 | rw | $\begin{aligned} & \text { OAM FIFO Control for NTT TS-1000 frame } \\ & 0_{\mathrm{B}} \\ & 1_{\mathrm{B}} \\ & \text { SK, Store known OAM frame to FIFO (Default) } \end{aligned}$ |
| FCU | 11 | rw | OAM FIFO Control for unknown frame $0_{B} \quad$ SU, Store unknown OAM frame to FIFO (Default) $1_{B}$ N, Do not store |
| LB | 10 | rw | Loop Back Test User Frame Transmit Control <br> $0_{B} \quad \mathbf{N}$, Normal (Default) <br> $1_{B} \quad$ REQ, Request to transmit an user frame which the SA is defined in SMI register $15_{\mathrm{H}}$ and $16_{\mathrm{H}}$. After the request user frame is transmitted, this bit is cleared. |
| TC | 9 | rw | OAM frame Transmit control <br> $0_{B} \quad \mathbf{N}$, Normal (Default) <br> $1_{B} \quad$ REQ, Request to transmit an OAM frame which is defined in SMI register $17_{H}, 18_{H}$ and $19_{H}$. After the request OAM frame is transmitted, this bit is cleared. |
| LB_HC | 8:5 | rw | Loop Back Test User Frame Handling Control <br> $0000_{B} \quad$ D, Disable (Default) <br> $\mathrm{NNNN}_{B}$ <br> $\mathbf{N}$, Find the first valid received Ethernet frame with its CRC. It is the same with the most recently transmitted Ethernet frame during NNNN*10ms After the frame is found or the timer count done, the register will be cleared. And the search result will be stored to Register 1D ${ }_{H}$ Bit [1:0]. |
| TC | 4 | rw | Discard all Ethernet frame from FX control $0_{B} \quad \mathbf{N}$, Normal (Default) <br> $1_{B}$ DE, Discard all Ethernet frame received from Port1 |
| BT | 3 | rw | Block the traffic from TP to FX control $0_{B} \quad \mathbf{N}$, Normal (Default) <br> $1_{B} \quad$ BT, Block the traffic from Port0 to Port1 |
| EAM | 2 | rw | Enable Auto M field <br> NTT TS-1000 OAM Vendor ID/Model Number by embedded OAM engine $0_{B} \quad E$, Enable (Default) <br> $1_{B} \quad D$, Disable |

NINJA F/FX

## Registers Description

| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| EAC | 1 | rw | Enable Auto CRC <br> NTT TS-1000 OAM CRC by embedded OAM engin $0_{B} \quad E$, Enable (Default) <br> $1_{B} \quad D$, Disable |
| EKO | 0 | rw | Enable Known OAM Frame Handling <br> NTT TS-1000 OAM Frame by embedded OAM engine $0_{B} \quad$ E, Enable(Default) <br> $1_{B}$ D, Disable |

Source Address of Loop Back Test User Frame 0

| SA_F_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Source Address of Loop Back Test User | $15_{\mathrm{H}}$ | $00000^{0000_{H}}$ |
| Frame 0 |  |  |


| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Address
rW

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Address | $31: 0$ | rw | Source Address[31:0] |

NINJA F/FX

## Registers Description

Source Address of Loop Back Test User Frame 1

| SA_F_1 | Offset | Reset Value |
| :--- | :---: | ---: |
| Source Address of Loop Back Test User | $16_{H}$ | $00000^{0000_{H}}$ |
| Frame 1 |  |  |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| Byte_Count | $26: 16$ | rw | Total Byte Count of payload <br> Valid Ethernet frame $: 46$ byte $\sim 1500$ byte |
| Source_Add | $15: 0$ | rw | Source Address SA[47:32] |

Transmit OAM Frame Register 0

| TFR_0 | Offset | Reset Value |
| :--- | :---: | ---: |
| Transmit OAM Frame Register 0 | $17_{\mathrm{H}}$ | $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$ |



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| S_Field | $31: 16$ | rw | S Field of OAM Frame |
| C_Field | $15: 0$ | rw | C Field of OAM Frame |

Transmit OAM Frame Register 1


NINJA F/FX

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| M_Field | $31: 0$ | rw | M Field Bit [31:0] of OAM Frame |

## Transmit OAM Frame Register 2

TFR_2
Offset
Reset Value
Transmit OAM Frame Register 2
$19_{\mathrm{H}}$
$0000 \mathbf{0 0 0 0}_{\mathrm{H}}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| CRC_Field | $23: 16$ | rw | CRC Field of OAM Frame |
| M_Field | $15: 0$ | rw | M Field Bit [47:32] of OAM Frame |

NINJA F/FX

Received OAM Frame Register 0

## RFR_0

Offset
Reset Value
Received OAM Frame Register 0
$1 A_{H}$ $0000 \mathbf{0 0 0 0}_{\mathrm{H}}$


| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| S_Field | $31: 16$ | rw | S Field of Received OAM Frame |
| C_Field | $15: 0$ | rw | C Field of Received OAM Fram |

## Received OAM Frame Register 1



| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| M_Field | $31: 16$ | rw | M Field Bit [31:0] of Received OAM Frame |

NINJA F/FX

## Registers Description

## Received OAM Frame Register 2



OAM Frame Status Register


| Field | Bits | Type | Description |
| :---: | :---: | :---: | :---: |
| CRC | 10 | rw | Bad CRC OAM Received  <br> $0_{B}$ NB, No bad CRC OAM received <br> $1_{B}$ B, Bad CRC OAM received |
| FIFO | 9:6 | rw | Embedded OAM FIFO Utilization  <br> $0000_{B}$ E, FIFO empty <br> $1000_{B}$ $\mathbf{2 5}, 25 \%$ <br> $1100_{B}$ $\mathbf{5 0}, 50 \%$ <br> $1110_{B}$ $\mathbf{7 5}, 75 \%$ <br> $1111_{B}$ F, FIFO full |
| TEX | 5 | rw | Status of Loop Back Test Timer <br> $0_{B} \quad$ NOT, Timer does not expire before a matched frame is found $1_{B} \quad$ YES, Timer expires before a matched frame is found |
| FR | 4 | rw | Status of Loop Back Test User Frame $0_{B} \quad \mathbf{N F}$, Matched frame is not found $1_{B} \quad F$, Matched frame is found |
| RUF | 3 | rw | Request User Frame transmitted |
| ROF | 2 | rw | Request OAM Frame transmitted |

NINJA F/FX

| Field | Bits | Type | Description |
| :--- | :--- | :--- | :--- |
| UF | 1 | rw | Unknown Valid OAM Frame received |
| KF | 0 | rw | Known Valid OAM Frame received |

NINJA F/FX ADM6992F/FX

## 5 Electrical Specification

DC and AC.

### 5.1 DC Characterization

Table 28 Electrical Absolute Maximum Rating

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Power Supply | $V_{\mathrm{CC}}$ | -0.3 |  | 3.6 | V |  |
| Input Voltage | $V_{\mathrm{IN}}$ | -0.3 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| Output Voltage | Vout | -0.3 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| Storage Temperature | $T S T G$ | -55 |  | 155 | ${ }^{\circ} \mathrm{C}$ |  |
| Power Dissipation | $P D$ |  |  | 990 | mW |  |
| ESD Rating | $E S D$ |  |  | 2 | KV |  |

Table 29 Recommended Operating Conditions

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Power Supply ${ }^{1)}$ | Vcc | 3.135 | 3.3 | 3.465 | V |  |
| Core Power Supply ${ }^{2)}$ | Vcore | 1.71 | 1.8 | 1.89 |  |  |
| Input Voltage | Vin | 0 | - | Vcc | V |  |
| Junction Operating <br> Temperature | Tj | 0 | 25 | 115 | ${ }^{\circ} \mathrm{C}$ |  |

1) VCC3O. VCCBIAS
2) VCCIK. VCCA2. VCCPLL

Table 30 DC Electrical Characteristics for 3.3 V Operation ${ }^{1)}$

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V | TTL |
| Input High Voltage | $V I H$ | 2.0 |  |  | V | TTL |
| Output Low Volt a ge | $V O L$ |  |  | 0.4 | V | TTL |
| Output High Voltage | $V O H$ | 2.4 |  |  | V | TTL |
| Input Pull_up/down Resistance | $R I$ |  | 50 |  | $\mathrm{~K} \Omega$ | $\mathrm{VIL}=0 \mathrm{~V}$ or VIH = Vcc |

1) Under VCC $=3.0 \mathrm{~V} \sim 3.6 \mathrm{~V}, \mathrm{Tj}={ }^{\circ} \mathrm{C} \sim 115^{\circ} \mathrm{C}$

### 5.2 AC Characterization

Power on Reset Timing, EEPROM Interface Timing, and SMI Timing.

NINJA F/FX ADM6992F/FX

## Power on Reset Timing



Figure 5 Power on Reset Timing

Table 31 Power on Reset Tming

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| RST Low Period | $t_{\text {RST }}$ | 100 |  |  | ms | TTL |
| Start of Idle Pulse Width | $t_{\mathrm{CONF}}$ | 100 |  |  | ns | TTL |

## EEPROM Interface Timing



Figure 6 EEPROM Interface Timing

Table 32 EEPROM Interface Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| EESK Period | $t_{\text {ESK }}$ |  | 5120 |  | ns |  |
| EESK Low Period | $t_{\text {ESKL }}$ | 2550 |  | 2570 | ns |  |
| EESK High Period | $t_{\text {ESKH }}$ | 2550 |  | 2570 | ns |  |
| EEDI to EESK Rising Setup <br> Time | $t_{\text {ERDS }}$ | 10 |  |  | ns |  |

NINJA F/FX ADM6992F/FX

Electrical Specification

Table 32 EEPROM Interface Timing (cont'd)

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| EEDI to EESK Rising Hold <br> Time | $t_{\text {ERDH }}$ | 10 |  |  | ns |  |
| EESK Falling to EEDO Output <br> Delay Time | $t_{\text {EWDD }}$ |  |  | 20 | ns |  |

## SMI Timing



Figure 7 SMI Timing

Table 33 SMI Timing

| Parameter | Symbol | Values |  |  | Unit | Note / Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| SDC Period | $t_{\mathrm{CK}}$ | 20 |  |  | ns |  |
| SDC Low Period | $t_{\mathrm{CKL}}$ | 10 |  |  | ns |  |
| SDC High Period | $t_{\mathrm{CKH}}$ | 10 |  |  | ns |  |
| SDIO to SDC rising setup time <br> on read/write cycle | $t_{\mathrm{SDS}}$ | 4 |  |  | ns |  |
| SDIO to SDC rising hold time <br> on read/write cycle | $t_{\mathrm{SDH}}$ | 2 |  |  | ns |  |

## 6 Packaging

128 PQFP Packaging for NINJA F/FX (ADM6992F/FX)


Figure 8128 pin QFP Outside Dimension

NINJA F/FX ADM6992F/FX

Table 34 Dimensions for 128 PQFP Outside Dimension

| Symbol | Millimeter (mm) |  |  | Inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 3.40 | - | - | 0.134 |
| $\mathrm{A}_{1}$ | 0.25 | - | 0.15 | 0.001 | - | - |
| $\mathrm{A}_{2}$ | 2.50 | 2.72 | 2.90 | 0.098 | 0.107 | 0.114 |
| D | 23.20 BSC. |  |  | 0.913 BSC. |  |  |
| $\mathrm{D}_{1}$ | 20.00 BSC |  |  | 0.787 BSC. |  |  |
| E | 17.20 BSC |  |  | 0.677 BSC. |  |  |
| $\mathrm{E}_{1}$ | 14.00 BSC |  |  | 0.551 BSC. |  |  |
| $\mathrm{R}_{2}$ | 0.13 | - | 0.30 | 0.005 | - | 0.012 |
| $\mathrm{R}_{1}$ | 0.13 | - | - | 0.005 | - | - |
| $\Theta$ | $0^{\circ}$ | - | $7^{\circ}$ | $0^{\circ}$ | - | $7^{\circ}$ |
| $\Theta_{1}$ | $0^{\circ}$ | - | - | $0^{\circ}$ | - | - |
| $\begin{gathered} \text { Alloy } 42 \mathrm{~L} / \mathrm{F} \\ \Theta_{2}, \Theta_{3} \end{gathered}$ | $7{ }^{\circ} \mathrm{REF}$ |  |  | $7{ }^{\circ} \mathrm{REF}$ |  |  |
| $\begin{gathered} \text { Copper L/F } \\ \Theta_{2}, \Theta_{3} \end{gathered}$ | $15^{\circ} \mathrm{REF}$ |  |  | $15^{\circ}$ REF |  |  |
| c | 0.11 | 0.15 | 0.23 | 0.004 | 0.006 | 0.009 |
| L | 0.73 | 0.88 | 1.03 | 0.029 | 0.035 | 0.041 |
| $\mathrm{L}_{1}$ | 1.60 Ref. |  |  | 0.063 Ref. |  |  |
| S | 0.20 | - | - | 0.008 | - | - |
|  | 128L |  |  |  |  |  |
| b | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 |
| e | 0.50 BSC. |  |  | 0.020 BSC. |  |  |
| $\mathrm{D}_{2}$ | 18.50 |  |  | 0.728 |  |  |
| $\mathrm{E}_{2}$ | 12.50 |  |  | 0.492 |  |  |
| Tolerance of Form and Position |  |  |  |  |  |  |
| aaa | 0.20 |  |  | 0.008 |  |  |
| bbb | 0.20 |  |  | 0.008 |  |  |
| ccc | 0.08 |  |  | 0.003 |  |  |
| ddd | 0.08 |  |  | 0.003 |  |  |

Note:

1. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 do include mold mismatch and are determined at datum plane. -H-
2. Dimensions b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm . Total in excess of the $b$ dimension at maximum material condition. Dambar can not be located on the lower radius or the lead foot.
